STK531U394A-E

www.onsemi.com

5

Test Circuit

(The tested phase : U+ shows the upper side of the U phase and U- shows the lower side of the U phase.)



ICE / IR(BD)

U+

V+

W+

U-

V-

W-

M

13

13

13

10

6

2

N

10

6

2

16

16

16

U(BD)

V(BD)

W(BD)

M

9

5

1

N

26

26

26

Fig.1



VCE(SAT) (Test by pulse)

U+

V+

W+

U-

V-

W-

M

13

13

13

10

6

2

N

10

6

2

16

16

16

m

17

18

19

20

21

22

Fig.2



VF (Test by pulse)

U+

V+

W+

U-

V-

W-

M

13

13

13

10

6

2

N

10

6

2

16

16

16

Fig.3



ID

VD1

VD2

VD3

VD4

M

9

5

1

25

N

10

6

2

26

Fig.4

ICE

9

M

A

VD1=15V

10

5

VD2=15V

6

VCE

1

VD3=15V

2

25

VD4=15V

26

N

9

M

VD1=15V

10

5

VD2=15V

6

V

Ic

1

VD3=15V

VCE(SAT)

2

25

VD4=15V

5V

m

N

26

27

M

V

VF

IF

N