 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
OM25180FDKM Datasheet(PDF) 68 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
OM25180FDKM Datasheet(HTML) 68 Page - NXP Semiconductors |
|
|
68 / 149 page  PN5180 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet COMPANY PUBLIC Rev. 3.0 — 7 October 2016 240930 68 of 149 NXP Semiconductors PN5180 High-performance multi-protocol full NFC Forum-compliant frontend as configured by LOAD_RF_CONFIG is relative, which means that bits are added or subtracted from the existing configuration. For an increasing gear value, the defined change is cumulative. 11.8.6 Adaptive Receiver Control (ARC) (Available from Firmware 2.6 onwards) Depending on the level of detected detuning of the antenna, receiver-related register settings can be automatically updated. The registers which allow to be dynamically controlled are RX_GAIN and RX_HPCF. The size of the Lookup table for the ARC is done in the upper nibble of the entry PCD_SHAPING_LUT_SIZE (0x97). In case this entry is zero, the ARC is deactivated. In total 20 entries (20*1 DWORD = 80 bytes) + 1 byte for length (upper nibble for RX Gain, and lower nibble for PCD shaping) can be used for both PCD shaping (AWC) and RX Gain configuration (ARC) in the EEPROM. The ARC lookup table (configuration data) is added at the end of the AWC (waveshaping) lookup table. This provides maximum flexibility and allows do define different lookup table sizes for both AWC and ARC. Care must be taken if the size of the AWC table is changed, this results in invalid ARC data which might have been previously configured since the ARC table offset changes as a result of the changed AWC size. The Adaptive Receiver Control settings override the default RX_GAIN and RX_HPCF register configuration done by LoadProtocol. Fig 35. DPC, AGC and AWC configuration aaa-023926 RM_VALUE AGC_CONFIG register AGC_VALUE CONTROLLER RF_STATUS register DIVIDER_VALUE internal register to signal processing RX input value trim value DPC_XI EEPROM: 0x5C last AGC value AGC config value control mode fix mode CM_VALUE AGC_CONFIG register AGC_MODE_SEL AGC_CONFIG register AGC_INPUT_SEL UPDATE AGC_CONFIG register AGC_VREF_SEL AGC_CONFIG register AGC_ENABLE_CONTROL AGC_CONFIG register AGC_LOAD AGC_CONFIG register AGC_TIME_CONSTANT AGC_CONFIG register |
Similar Part No. - OM25180FDKM |
|
Similar Description - OM25180FDKM |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
