GS1661A datasheet(5/85 Pages) SEMTECH

Part #	GS1661A

Description	HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Video Processing

Download	85 Pages

Scroll/Zoom	100%

Manufacturer	SEMTECH [Semtech Corporation]

Direct Link	http://www.semtech.com

Logo

5 / 85 page

GS1661A HD/SD SDI Receiver

Data Sheet

54387 - 2

September 2012

5 of 85

List of Figures

Figure 3-1: Digital Input Pin with Schmitt Trigger............................................................................... 20

Figure 3-2: Bidirectional Digital Input/Output Pin..............................................................................20

Figure 3-3: Bidirectional Digital Input/Output Pin with programmable drive strength......... 21

Figure 3-4: XTAL1/XTAL2/XTAL-OUT ................................................................................................... 21

Figure 3-5: VBG .............................................................................................................................................. 22

Figure 3-6: LB_CONT .................................................................................................................................... 22

Figure 3-7: Loop Filter .................................................................................................................................. 22

Figure 3-8: SDO/SDO .................................................................................................................................... 23

Figure 3-9: Equalizer Input Equivalent Circuit .................................................................................... 23

Figure 4-1: GS1661A Integrated EQ Block Diagram .......................................................................... 25

Figure 4-2: 27MHz Clock Sources ............................................................................................................ 28

Figure 4-3: PCLK to Data and Control Signal Output Timing - SDR Mode 1 .............................. 31

Figure 4-4: PCLK to Data and Control Signal Output Timing - SDR Mode 2 .............................. 32

Figure 4-5: Switch Line Locking on a Non-Standard Switch Line ................................................. 36

Figure 4-6: H:V:F Output Timing - HDTV 20-bit Mode ..................................................................... 39

Figure 4-7: H:V:F Output Timing - HDTV 10-bit Mode ..................................................................... 39

Figure 4-8: H:V:F Output Timing - HD 20-bit Output Mode ............................................................ 40

Figure 4-9: H:V:F Output Timing - HD 10-bit Output Mode ............................................................ 40

Figure 4-10: H:V:F Output Timing - SD 20-bit Output Mode .......................................................... 40

Figure 4-11: H:V:F Output Timing - SD 10-bit Output Mode .......................................................... 40

Figure 4-12: H:V:DE Output Timing 1280 x 720p @ 59.94/60 (Format 4) ................................... 42

Figure 4-13: H:V:DE Output Timing 1920 x 1080i @ 59.94/60 (Format 5) ................................. 42

Figure 4-14: H:V:DE Output Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7) .................... 43

Figure 4-15: H:V:DE Output Timing 1280 x 720p @ 50 (Format 19) ............................................. 43

Figure 4-16: H:V:DE Output Timing 1920 x 1080i @ 50 (Format 20) ........................................... 44

Figure 4-17: H:V:DE Output Timing 720 (1440) x 576 @ 50 (Format 21 & 22) ........................... 45

Figure 4-18: H:V:DE Output Timing 1920 x 1080p @ 23.94/24 (Format 32) .............................. 45

Figure 4-19: H:V:DE Output Timing 1920 x 1080p @ 25 (Format 33) .......................................... 46

Figure 4-20: H:V:DE Output Timing 1920 x 1080p @ 29.97/30 (Format 34) .............................. 46

Figure 4-21: 2K Feature Enhancement ................................................................................................... 50

Figure 4-22: Y/1ANC and C/2ANC Signal Timing .............................................................................. 55

Figure 4-23: Ancillary Data Extraction - Step A .................................................................................. 61

Figure 4-24: Ancillary Data Extraction - Step B ................................................................................... 62

Figure 4-25: Ancillary Data Extraction - Step C .................................................................................. 62

Figure 4-26: Ancillary Data Extraction - Step D .................................................................................. 63

Figure 4-27: GSPI Application Interface Connection ........................................................................ 64

Figure 4-28: Command Word Format ..................................................................................................... 65

Figure 4-29: Data Word Format ................................................................................................................ 65

Figure 4-30: Write Mode .............................................................................................................................. 66

Figure 4-31: Read Mode ............................................................................................................................... 66

Figure 4-32: GSPI Time Delay .................................................................................................................... 66

Figure 4-33: In-Circuit JTAG ...................................................................................................................... 77

Figure 4-34: System JTAG ........................................................................................................................... 77

Figure 4-35: Reset Pulse ............................................................................................................................... 78

Figure 7-1: Pb-free Solder Reflow Profile .............................................................................................. 84

Similar Part No. - GS1661A

Manufacturer	Part #	Datasheet	Description
Gennum Corporation	GS1661A	6Mb / 85P	Ancillary data extraction

More results

Similar Description - GS1661A

Manufacturer	Part #	Datasheet	Description
Semtech Corporation	GS1661	6Mb / 84P	HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Video Processing
Gennum Corporation	GS2961	3Mb / 104P	3Gb/s, HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Video Processing
Semtech Corporation	GS1671	9Mb / 130P	HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Audio and Video Processing
	GS1671A	9Mb / 136P	HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Audio and Video Processing
	GS1660A	6Mb / 83P	HD/SD SDI Receiver Complete with SMPTE Video Processing
	GS2971	10Mb / 148P	3Gb/s, HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Audio and Video Processing
	GS1660	6Mb / 82P	HD/SD SDI Receiver Complete with SMPTE Video Processing
	GS2961A	7Mb / 104P	HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer
	GS2961	3Mb / 104P	HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer
	GS2960A	7Mb / 99P	3Gb/s, HD, SD SDI Receiver Complete with SMPTE Video Processing

More results

GS1661A Datasheet(PDF) 5 Page - Semtech Corporation

GS1661A Datasheet(HTML) 5 Page - Semtech Corporation

Similar Part No. - GS1661A

Similar Description - GS1661A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL