Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADC12J1600 Datasheet(PDF) 86 Page - Texas Instruments

Part # ADC12J1600
Description  GSPS ADCs With Integrated DDC
Download  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12J1600 Datasheet(HTML) 86 Page - Texas Instruments

Back Button ADC12J1600_16 Datasheet HTML 82Page - Texas Instruments ADC12J1600_16 Datasheet HTML 83Page - Texas Instruments ADC12J1600_16 Datasheet HTML 84Page - Texas Instruments ADC12J1600_16 Datasheet HTML 85Page - Texas Instruments ADC12J1600_16 Datasheet HTML 86Page - Texas Instruments ADC12J1600_16 Datasheet HTML 87Page - Texas Instruments ADC12J1600_16 Datasheet HTML 88Page - Texas Instruments ADC12J1600_16 Datasheet HTML 89Page - Texas Instruments ADC12J1600_16 Datasheet HTML 90Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 98 page
background image
ADC12J1600, ADC12J2700
SLAS969C – JANUARY 2014 – REVISED JULY 2015
www.ti.com
8.3 Initialization Set-Up
8.3.1 JESD204B Startup Sequence
The JESD204B interface requires a specific startup and alignment sequence. The general order of that sequence
is listed in the following steps.
1.
Power up or reset the ADC12J1600 and ADC12J2700 devices.
2.
Program JESD_EN = 0 to shut down the link and enable configuration changes.
3.
Program DECIMATE, SCRAM_EN, KM1 and DDR to the desired settings.
4.
Configure the device calibration settings as desired, and initiate a calibration (set CAL_SFT = 1).
5.
Program JESD_EN = 1 to enable the link.
6.
Apply at least one SYSREF rising edge to establish the LMFC phase.
7.
Assert SYNC~ from the data receiver to initiate link communications.
8.
After the JESD204B receiver has established code group synchronization, SYNC~ is de-asserted and the ILA process begins.
9.
Immediately following the end of the ILA sequence normal data output begins.
NOTE
If deterministic latency is not required this step can be omitted.
8.4 Dos and Don'ts
8.4.1 Common Application Pitfalls
Driving the inputs (analog or digital) beyond the power supply rails. For device reliability, an input must not
go more than 150 mV below the ground pins or 150 mV above the supply pins. Exceeding these limits even on a
transient basis can cause faulty, or erratic, operation and can impair device reliability. High-speed digital circuits
exhibiting undershoot that goes more than a volt below ground is common. To control overshoot, the impedance
of high-speed lines must be controlled and these lines must be terminated in the characteristic impedance.
Care must be taken not to overdrive the inputs of the ADC12J1600 and ADC12J2700 devices. Such practice can
lead to conversion inaccuracies and even to device damage.
Incorrect analog input common-mode voltage in the DC-coupled mode. As described in the The Analog
Inputs and DC Coupled Input Usage sections, the input common-mode voltage (VCMI) must remain the specified
range as referenced to the VCMO pin, which has a variability with temperature that must also be tracked.
Distortion performance is degraded if the input common mode voltage is outside the specified VCMI range.
Using an inadequate amplifier to drive the analog input. Use care when choosing a high frequency amplifier
to drive the ADC12J1600 and ADC12J2700 devices because many high-speed amplifiers have higher distortion
than the ADC12J1600 and ADC12J2700 devices which results in overall system performance degradation.
Driving the clock input with an excessively high level signal. The ADC input clock level must not exceed the
level described in the Recommended Operating Conditions table because the input offset can change if these
levels are exceeded.
Inadequate input clock levels. As described in the Using the Serial Interface section, insufficient input clock
levels can result in poor performance. Excessive input-clock levels can result in the introduction of an input
offset.
Using a clock source with excessive jitter, using an excessively long input clock signal trace, or having
other signals coupled to the input clock signal trace. These pitfalls cause the sampling interval to vary which
causes excessive output noise and a reduction in SNR performance.
Failure to provide adequate heat removal. As described in the Thermal Management section, providing
adequate heat removal is important to ensure device reliability. Adequate heat removal is primarily provided by
properly connecting the thermal pad to the circuit board ground planes. Multiple vias should be arranged in a grid
pattern in the area of the thermal pad. These vias will connect the topside pad to the internal ground planes and
to a copper pour area on the opposite side of the printed circuit board.
86
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: ADC12J1600 ADC12J2700


Similar Part No. - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
More results

Similar Description - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
ADC12J4000 TI1-ADC12J4000 Datasheet
1Mb / 94P
[Old version datasheet]   12-Bit 4 GSPS ADC With Integrated DDC
AFE7950 TI-AFE7950_V02 Datasheet
740Kb / 13P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
SEPTEMBER 2021
AFE7950 TI1-AFE7950_V01 Datasheet
605Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7953 TI1-AFE7953 Datasheet
13Mb / 127P
[Old version datasheet]   AFE7953 2T2R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
JULY 2023
AFE7900 TI-AFE7900_V01 Datasheet
16Mb / 157P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MARCH 2022
AFE7950 TI-AFE7950 Datasheet
573Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7900 TI1-AFE7900 Datasheet
597Kb / 8P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7901 TI-AFE7901 Datasheet
15Mb / 160P
[Old version datasheet]   AFE7901 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
APRIL 2023
AFE7951 TI-AFE7951 Datasheet
13Mb / 135P
[Old version datasheet]   AFE7951 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MAY 2023
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com