 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADC12J1600 Datasheet(PDF) 83 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC12J1600 Datasheet(HTML) 83 Page - Texas Instruments |
|
|
83 / 98 page  ADC12J1600, ADC12J2700 www.ti.com SLAS969C – JANUARY 2014 – REVISED JULY 2015 Typical Application (continued) 8.2.1.1 Design Requirements For this design example, use the parameters listed in Table 87. Table 87. Design Parameters DESIGN PARAMETERS EXAMPLE VALUES Signal center frequency 2500 MHz Signal bandwidth 100 MHz Signal nominal amplitude –7 dBm Signal maximum amplitude 6 dBm Minimum SINAD (in bandwidth of interest) 48 dBc Minimum SFDR (in bandwidth of interest) 60 dBc 8.2.1.2 Detailed Design Procedure Use the following steps to design the RF receiver: • Use the signal-center frequency and signal bandwidth to select an appropriate sampling rate (DEVCLK frequency) and decimate factor (x / 4 to x / 32). • Select the sampling rate so that the band of interest is completely within a Nyquist zone. • Select the sampling rate so that the band of interest is away from any harmonics or interleaving tones. • Use a frequency planning tool, such as the ADC harmonic calculator (see the Development Support section). • Select the decimation factor that provides the highest factor possible with an adequate alias-protected output bandwidth to capture the frequency bandwidth of interest. • Select other system components to provide the needed signal frequency range and DEVCLK rate. • See Table 1 for recommended balun components. • Select bandpass filters and limiter components based on the requirement to attenuate unwanted signals outside the band of interest (blockers) and to prevent large signals from damaging the ADC inputs. See the Absolute Maximum Ratings table. The LMK048xx JESD204B clocking devices can provide the DEVCLK clock and other system clocks for ƒ(DEVCLK) < 3101 MHz. For DEVCLK frequencies up to 4 GHz the consider using the LMX2581 and TRF3765 devices as the DEVCLK source. Use the LMK048xx device to provide the JESD204B clocks. For additional device information, see the Related Documentation section. 8.2.1.3 Application Curves The following curves show an RF signal at 2497.97 MHz captured at a sample rate of 1600 MSPS. Figure 110 shows the spectrum for the full Nyquist band. Figure 111 shows the spectrum for the output data in decimate-by- 32 mode with ƒ(NCO) equal to 700 MHz. Figure 111 shows the ability to provide only the spectrum of interest in the decimated output data. Figure 111 also shows how proper selection of the sampling rate can ensure interleaving tones are outside the band of interest and outside the decimated frequency range. Lastly, Figure 111 shows the reduction in the noise floor provided by the processing gain of decimation. Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback 83 Product Folder Links: ADC12J1600 ADC12J2700 |
Similar Part No. - ADC12J1600_16 |
|
Similar Description - ADC12J1600_16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
