 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADC12J1600 Datasheet(PDF) 60 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC12J1600 Datasheet(HTML) 60 Page - Texas Instruments |
|
|
60 / 98 page  ADC12J1600, ADC12J2700 SLAS969C – JANUARY 2014 – REVISED JULY 2015 www.ti.com 7.6.1 Register Descriptions 7.6.1.1 Standard SPI-3.0 (0x000 to 0x00F) Table 40. Standard SPI-3.0 Registers Address Reset Acronym Register Name Section 0x000 0x3C CFGA Configuration A Register Go 0x001 0x00 CFGB Configuration B Register Go 0x002 0x00 DEVCFG Device Configuration Register Go 0x003 0x03 CHIP_TYPE Chip Type Register Go 0x004-0x005 0x0000 RESERVED RESERVED Go 0x006 0x03 CHIP_VERSION Chip Version Register Go 0x007-0x00B Undefined RESERVED RESERVED 0x00C-0x00D 0x0451 VENDOR_ID Vendor Identification Register Go 0x00E-0x00F Undefined RESERVED RESERVED 7.6.1.1.1 Configuration A Register (address = 0x000) [reset = 0x3C] All writes to this register must be a palindrome (for example: bits [3:0] are a mirror image of bits [7:4]). If the data is not a palindrome, the entire write is ignored. Figure 69. Configuration A Register (CFGA) 7 6 5 4 3 2 1 0 SWRST RESERVED ADDR_ASC RESERVED RESERVED ADDR_ASC RESERVED SWRST R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 Table 41. CFGA Field Descriptions Bit Field Type Reset Description 7 SWRST R/W 0 Setting this bit causes all registers to be reset to their default state. This bit is self-clearing. 6 RESERVED R/W 0 5 ADDR_ASC R/W 1 This bit is NOT reset by a soft reset (SWRST) 0 : descend – decrement address while streaming (address wraps from 0x0000 to 0x7FFF) 1 : ascend – increment address while streaming (address wraps from 0x7FFF to 0x0000) (default) 4 RESERVED R/W 1 Always returns 1 3 RESERVED R/W 2 ADDR_ASC R/W Palindrome bits 1100 bit 3 = bit 4, bit 2 = bit 5, bit 1 = bit 6, bit 0 = bit 7 1 RESERVED R/W 0 SWRST R/W 7.6.1.1.2 Configuration B Register (address = 0x001) [reset = 0x00] Figure 70. Configuration B Register (CFGB) 7 6 5 4 3 2 1 0 RESERVED R - 0x00h Table 42. CFGB Field Descriptions Bit Field Type Reset Description 7:0 RESERVED R 0000 0000 60 Submit Documentation Feedback Copyright © 2014–2015, Texas Instruments Incorporated Product Folder Links: ADC12J1600 ADC12J2700 |
Similar Part No. - ADC12J1600_16 |
|
Similar Description - ADC12J1600_16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
