Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADC12J1600 Datasheet(PDF) 50 Page - Texas Instruments

Part # ADC12J1600
Description  GSPS ADCs With Integrated DDC
Download  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12J1600 Datasheet(HTML) 50 Page - Texas Instruments

Back Button ADC12J1600_16 Datasheet HTML 46Page - Texas Instruments ADC12J1600_16 Datasheet HTML 47Page - Texas Instruments ADC12J1600_16 Datasheet HTML 48Page - Texas Instruments ADC12J1600_16 Datasheet HTML 49Page - Texas Instruments ADC12J1600_16 Datasheet HTML 50Page - Texas Instruments ADC12J1600_16 Datasheet HTML 51Page - Texas Instruments ADC12J1600_16 Datasheet HTML 52Page - Texas Instruments ADC12J1600_16 Datasheet HTML 53Page - Texas Instruments ADC12J1600_16 Datasheet HTML 54Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 98 page
background image
ADC12J1600, ADC12J2700
SLAS969C – JANUARY 2014 – REVISED JULY 2015
www.ti.com
Device Functional Modes (continued)
7.4.3.1 Foreground Calibration Mode
In foreground mode the calibration process interrupts normal ADC operation and no output data is available
during this time (the output code is forced to a static value). The calibration process should be repeated if the
device temperature changes by more than 20ºC to ensure rated performance is maintained. Foreground
calibration is initiated by setting the CAL_SFT bit (register 0x050, bit 3) which is self clearing. The foreground
calibration process finishes within t(CAL) number of DEVCLK cycles. The process occurs somewhat longer when
the timing calibration mode is enabled.
NOTE
Initiating a foreground calibration asynchronously resets the calibration control logic and
may glitch internal device clocks. Therefore after setting the CAL_SFT bit clearing and
then setting JESD_EN is necessary. If resetting the JESD204B link is undesirable for
system reasons, background calibration mode may be preferred.
7.4.3.2 Background Calibration Mode
In background mode an additional ADC core is powered-up for a total of 5 ADC cores. At any given time, one
core is off-line and not used for data conversion. This core is calibrated in the background and then placed on-
line simultaneous with another core going off-line for calibration. This process operates continuously without
interrupting data flow in the application and ensures that all cores are optimized in performance regardless of any
changes of temperature. The background calibration cycle rate is fixed and is not adjustable by the user.
Because of the additional circuitry active in background calibration mode, a slight degradation in performance
occurs in comparison to foreground calibration mode at a fixed temperature. As a result of this degradation, using
foreground calibration mode is recommended if the expected change in operating temperature is <30°C. Using
background calibration mode is recommended if the expected change in operating temperature is >30°C. The
exact difference in performance is dependent on the DEVCLK (sampling clock) frequency, and the analog input
signal frequency and amplitude. For this reason, device and system performance should be evaluated using both
calibration modes before finalizing the choice of calibration mode.
To enable the background calibration feature, set the CAL_BCK bit (register 0x057, bit 0) and the CAL_CONT bit
(register 0x057, bit 1). The value written to the register 0x057 to enable background calibration is therefore
0x013h. After writing this value to register 0x057, set the CAL_SFT bit in register 0x050 to perform the one-time
foreground calibration to begin the process.
NOTE
The ADC offset-adjust feature has no effect when background calibration mode is
enabled.
7.4.4 Timing Calibration Mode
The timing calibration process optimizes the matching of sample timing for the 4 internally interleaved converters.
This process minimize the presence of any timing related interleaving spurs in the captured spectrum. The timing
calibration feature is disabled by default, but using this feature is highly recommended. To enable timing
calibration, set the T_AUTO bit (register 0x066, bit 0). When this bit is set, the timing calibration performs each
time the CAL_SFT bit is set.
50
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: ADC12J1600 ADC12J2700


Similar Part No. - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
More results

Similar Description - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
ADC12J4000 TI1-ADC12J4000 Datasheet
1Mb / 94P
[Old version datasheet]   12-Bit 4 GSPS ADC With Integrated DDC
AFE7950 TI-AFE7950_V02 Datasheet
740Kb / 13P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
SEPTEMBER 2021
AFE7950 TI1-AFE7950_V01 Datasheet
605Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7953 TI1-AFE7953 Datasheet
13Mb / 127P
[Old version datasheet]   AFE7953 2T2R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
JULY 2023
AFE7900 TI-AFE7900_V01 Datasheet
16Mb / 157P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MARCH 2022
AFE7950 TI-AFE7950 Datasheet
573Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7900 TI1-AFE7900 Datasheet
597Kb / 8P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7901 TI-AFE7901 Datasheet
15Mb / 160P
[Old version datasheet]   AFE7901 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
APRIL 2023
AFE7951 TI-AFE7951 Datasheet
13Mb / 135P
[Old version datasheet]   AFE7951 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MAY 2023
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com