Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADC12J1600 Datasheet(PDF) 49 Page - Texas Instruments

Part # ADC12J1600
Description  GSPS ADCs With Integrated DDC
Download  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12J1600 Datasheet(HTML) 49 Page - Texas Instruments

Back Button ADC12J1600_16 Datasheet HTML 45Page - Texas Instruments ADC12J1600_16 Datasheet HTML 46Page - Texas Instruments ADC12J1600_16 Datasheet HTML 47Page - Texas Instruments ADC12J1600_16 Datasheet HTML 48Page - Texas Instruments ADC12J1600_16 Datasheet HTML 49Page - Texas Instruments ADC12J1600_16 Datasheet HTML 50Page - Texas Instruments ADC12J1600_16 Datasheet HTML 51Page - Texas Instruments ADC12J1600_16 Datasheet HTML 52Page - Texas Instruments ADC12J1600_16 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 98 page
background image
ADC12J1600, ADC12J2700
www.ti.com
SLAS969C – JANUARY 2014 – REVISED JULY 2015
As long as the SYSREF signal has a fixed timing relationship to DEVCLK, the internal delay can be used to
maximize the setup and hold times between the internally delayed SYSREF and the internal DEVCLK signal.
These timing relationships are listed in the Timing Requirements table. To find the proper delay setting, the
RDEL value is adjusted from minimum to maximum while applying SYSREF and monitoring the SysRefDet and
Dirty Capture detect bits. The SysRefDet bit is set whenever a rising edge of SYSREF is detected. The Dirty
Capture bit is set whenever the setup or hold time between DEVCLK and the delayed SYSREF is insufficient.
The SysRefDetClr bit is used to clear the SysRefDet bit. The Clear Dirty Capture bit is used to clear that bit.
This procedure should be followed to determine the range of delay settings where a clean SYSREF capture is
achieved. The delay value at the center of the clean capture range must be loaded as the final RDEL setting.
Table 31 lists a summary of the control bits that are used and the monitor bits that are read.
Table 31. SYSREF Capture Control and Status
BIT NAME
REGISTER ADDRESS
REGISTER BIT
FUNCTION
RDEL
0x032
3:0
Adjust relative delay between DEVCLK and SYSREF
SysRefDet
0x031
7
Detect if a SYSREF rising edge has been captured (not self clearing)
Dirty Capture
0x031
6
Detect if SYSREF rising edge capture failed setup/hold (not self clearing)
SysRefDetClr
0x030
5
Clear SYSREF detection bit
Clear Dirty Capture
0x030
4
Clear Dirty Capture detection bit
Enable SYSREF receiver. See the CLKGEN_0 descriptions in the Clock Generator Control 0 Register section
SysRef_Rcvr_En
0x030
7
for more information.
Enable SYSREF processing. See the CLKGEN_0 descriptions in the Clock Generator Control 0 Register
SysRef_Pr_En
0x030
6
section for more information.
One final aspect of multi-device synchronization relates to phase alignment of the NCO phase accumulators
when DDC modes are enabled. The NCO phase accumulators are reset during the ILA phase of link startup
which means that for multiple ADCs to have NCO phase alignment, all links must be enabled in the same LMFC
period. Enabling all links in the same LMFC period requires synchronizing the SYNC~ de-assertion across all
data receivers in the system, so that all of the SYNC~ signals are released during the same LMFC period. Using
large K values and resulting longer LMFC periods will ease this task, at the expense of potentially higher latency
in the receiving device.
7.4 Device Functional Modes
7.4.1 DDC Bypass Mode
In DDC bypass mode (decimation = 1) the raw 12 bit data from the ADC is output at the full sampling rate.
7.4.2 DDC Modes
In the DDC modes (decimation > 1) complex (I,Q) data is output at a lower sample rate as determined by the
decimation factor (4, 8, 10, 16, 20, and 32).
7.4.3 Calibration
Calibration adjusts the ADC core to optimize the following device parameters:
ADC core linearity
ADC core-to-core offset matching
ADC core-to-core full-scale range matching
ADC core 4-way interleave timing
All calibration processes occur internally. Calibration does not require any external signals to be present and
works properly as long as the device is maintained within the values listed in the Recommended Operating
Conditions table.
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Links: ADC12J1600 ADC12J2700


Similar Part No. - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
More results

Similar Description - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
ADC12J4000 TI1-ADC12J4000 Datasheet
1Mb / 94P
[Old version datasheet]   12-Bit 4 GSPS ADC With Integrated DDC
AFE7950 TI-AFE7950_V02 Datasheet
740Kb / 13P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
SEPTEMBER 2021
AFE7950 TI1-AFE7950_V01 Datasheet
605Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7953 TI1-AFE7953 Datasheet
13Mb / 127P
[Old version datasheet]   AFE7953 2T2R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
JULY 2023
AFE7900 TI-AFE7900_V01 Datasheet
16Mb / 157P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MARCH 2022
AFE7950 TI-AFE7950 Datasheet
573Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7900 TI1-AFE7900 Datasheet
597Kb / 8P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7901 TI-AFE7901 Datasheet
15Mb / 160P
[Old version datasheet]   AFE7901 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
APRIL 2023
AFE7951 TI-AFE7951 Datasheet
13Mb / 135P
[Old version datasheet]   AFE7951 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MAY 2023
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com