Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADC12J1600 Datasheet(PDF) 34 Page - Texas Instruments

Part # ADC12J1600
Description  GSPS ADCs With Integrated DDC
Download  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12J1600 Datasheet(HTML) 34 Page - Texas Instruments

Back Button ADC12J1600_16 Datasheet HTML 30Page - Texas Instruments ADC12J1600_16 Datasheet HTML 31Page - Texas Instruments ADC12J1600_16 Datasheet HTML 32Page - Texas Instruments ADC12J1600_16 Datasheet HTML 33Page - Texas Instruments ADC12J1600_16 Datasheet HTML 34Page - Texas Instruments ADC12J1600_16 Datasheet HTML 35Page - Texas Instruments ADC12J1600_16 Datasheet HTML 36Page - Texas Instruments ADC12J1600_16 Datasheet HTML 37Page - Texas Instruments ADC12J1600_16 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 98 page
background image
FSR
tot(J)
(n 1)
I(PP)
IN
V
1
RMS
V
2
F

u
u S u
ADC12J1600, ADC12J2700
SLAS969C – JANUARY 2014 – REVISED JULY 2015
www.ti.com
High-speed high-performance ADCs such as the ADC12J1600 and ADC12J2700 devices require a very-stable
input clock-signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution
or ENOB (effective number of bits), maximum ADC input frequency, and the input signal amplitude relative to the
ADC input full-scale range. Use Equation 1 to calculate the maximum jitter (the sum of the jitter from all sources)
allowed to prevent a jitter-induced reduction in SNR.
where
RMStot(J) is the RMS total of all jitter sources in seconds
VI(PP) is the peak-to-peak analog input signal
VFSR is the full-scale range of the ADC
n is the ADC resolution in bits
FIN is the maximum input frequency, in Hertz, at the ADC analog input
(1)
Note that the maximum jitter previously described is the root sum square (RSS) of the jitter from all sources,
including that from the clock source, the jitter added by noise coupling at board level and that added internally by
the ADC clock circuitry, in addition to any jitter added to the input signal. Because the effective jitter added by the
ADC is beyond user control, the best option is to minimize the jitter from the clock source, the sum of the
externally-added input clock jitter and the jitter added by any circuitry to the analog signal.
Input clock amplitudes above those specified in the Recommended Operating Conditions table can result in
increased input-offset voltage. Increased input-offset voltage causes the converter to produce an output code
other than the expected 2048 when both input pins are at the same potential.
7.3.4 Over-Range Function
To ensure that system-gain management has the quickest-possible response time, a low-latency configurable
over-range function is included. The over-range function works by monitoring the raw 12-bit samples exiting the
ADC module. The upper 8 bits of the magnitude of the ADC data are checked against two programmable
thresholds, OVR_T0 and OVR_T1. The following table lists how a raw ADC value is converted to an absolute
value for a comparison of the thresholds.
ADC SAMPLE
ADC SAMPLE
UPPER 8 BITS USED FOR
ABSOLUTE VALUE
(OFFSET BINARY)
(2's COMPLEMENT)
COMPARISON
1111 1111 1111 (4095)
0111 1111 1111 (+2047)
111 1111 1111 (2047)
1111 1111 (255)
1111 1111 0000 (4080)
0111 1111 0000 (+2032)
111 1111 0000 (2032)
1111 1110 (254)
1000 0000 0000 (2048)
0000 0000 0000 (0)
000 0000 0000 (0)
0000 0000 (0)
0000 0001 0000 (16)
1000 0001 0000 (-2032)
111 1111 0000 (2032)
1111 1110 (254)
0000 0000 0000 (0)
1000 0000 0000 (-2048)
111 1111 1111 (2047)
1111 1111 (255)
If the upper 8 bits of the absolute value equal or exceed the OVR_T0 or OVR_T1 threshold during the monitoring
period, then the over-range bit associated with the threshold is set to 1, otherwise the over-range bit is 0. The
resulting over-range bits are embedded into the complex output data samples and output on OR_T0 and OR_T1.
Table 3 lists the outputs, related data samples, threshold settings and the monitoring period equation.
Table 3. Threshold and Monitor Period for Embedded OR Bits
EMBEDDED OVER-RANGE
MONITORING PERIOD
ASSOCIATED THRESHOLD
ASSOCIATED SAMPLES
OUTPUTS
(ADC SAMPLES)
OR_T0
OVR_T0
In-Phase (I) samples
2OVR_N(1)
OR_T1
OVR_T1
Quadrature (Q) samples
(1)
OVR_N is the monitoring period register setting.
34
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: ADC12J1600 ADC12J2700


Similar Part No. - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
More results

Similar Description - ADC12J1600_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12J1600 TI1-ADC12J1600 Datasheet
1Mb / 98P
[Old version datasheet]   GSPS ADCs With Integrated DDC
ADC12J4000 TI1-ADC12J4000 Datasheet
1Mb / 94P
[Old version datasheet]   12-Bit 4 GSPS ADC With Integrated DDC
AFE7950 TI-AFE7950_V02 Datasheet
740Kb / 13P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
SEPTEMBER 2021
AFE7950 TI1-AFE7950_V01 Datasheet
605Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7953 TI1-AFE7953 Datasheet
13Mb / 127P
[Old version datasheet]   AFE7953 2T2R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
JULY 2023
AFE7900 TI-AFE7900_V01 Datasheet
16Mb / 157P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MARCH 2022
AFE7950 TI-AFE7950 Datasheet
573Kb / 9P
[Old version datasheet]   AFE7950 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7900 TI1-AFE7900 Datasheet
597Kb / 8P
[Old version datasheet]   AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
AFE7901 TI-AFE7901 Datasheet
15Mb / 160P
[Old version datasheet]   AFE7901 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
APRIL 2023
AFE7951 TI-AFE7951 Datasheet
13Mb / 135P
[Old version datasheet]   AFE7951 4T4R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
MAY 2023
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com