![]() |
Electronic Components Datasheet Search |
|
TPS65010RGZT Datasheet(PDF) 26 Page - Texas Instruments |
|
|
|
TPS65010RGZT Datasheet(HTML) 26 Page - Texas Instruments |
26 / 63 page ![]() NO POWER Main battery power applied ON VCC>UVLO, Tj<Tshtdwn, BATT_COVER high ? timer if not running timer done ? No Yes No LOW POWER MODE LOW_PWR asserted ∗ Yes LOW_PWR de−asserted, PB_ONOFF button pressed Shut down VCORE, VMAIN. Set button pressed low, start timer done ? Release Yes Monitored permanently VCORE voltage good ? No Yes ∗ ENABLE_LP bit must be set; see Power States Description Bias circuitry enabled. LDOs enabled LDO1 voltage good ? TPS65010 holds Reset Yes No timer done ? Release Yes No timer if not running Monitored permanently Reset timer VCC>UVLO, Tj<Tshtdwn, BATT_COVER high ? No timer done ? timer if not running Yes No ∗∗Converter Sequencing Value PS_SEQ ? Boot VCORE converter Boot VMAIN converter Boot VCORE converter Boot VMAIN converter 1 0 Converter Sequencing ∗∗ Yes Return to previous state: ON or LOW POWER No (i) (ii) (iii) Routine (i) shows the behavior under normal operating conditions when no errors such as low VCC voltage or high junction temperature are present. Routine (ii) shows the behavior when either the VCC voltage drops too low, the TPS65010 junction temperature rises too high or if the BATT_COVER input pin goes low. Routine (iii) shows the power on reset routine, which is triggered when the LDO1 output voltage drops 10% below its nominal target voltage. Routines (ii) & (iii) go into effect as soon as their trigger conditions apply, hence they can interrupt routine (i) at any point. Routine (ii) has priority over routine (iii) with regard to control of /RESPWRON and the /RESPWRON timer. SHUT DOWN MPU_RESET MPU_RESET MPU_RESET time Set MPU_RESET HOT_RESET PWRFAIL PWRFAIL Set PWRFAIL low Start PWRFAIL RESPWRON, INT, MPU_RESET low, Reset RESPWRON timer Reset PWRFAIL timer Start RESPWRON RESPWRON RESPWRON, PWRFAIL, INT MPU_RESET low RESPWRON timer Start RESPWRON RESPWRON RESPWRON, PWRFAIL, INT MPU_RESET. TPS65010 SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015 www.ti.com Figure 29 shows the state diagram for the TPS65010 power sequencing. The charger function is not shown in the state diagram since this function is independent of these states. Figure 29. TPS65010 Power-On State Diagram 26 Submit Documentation Feedback Copyright © 2003–2015, Texas Instruments Incorporated Product Folder Links: TPS65010 |
Similar Part No. - TPS65010RGZT |
|
Similar Description - TPS65010RGZT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |