LP8862-Q1

SNVSA75A – NOVEMBER 2015 – REVISED NOVEMBER 2015

www.ti.com

Table 1. Pin Functions

PIN

DESCRIPTION

NUMBER

NAME

1

VIN

A

Input power pin as well as the positive input for an optional current sense resistor.

2

LDO

A

Output of internal LDO; connect a 1-

μF decoupling capacitor between this pin and

noise-free ground.

3

FSET

A

DC-DC (boost or SEPIC) switching-frequency-setting resistor.

4

VDDIO/EN

I

Enable input for the device as well as supply input (VDDIO) for digital pins

5

FAULT

OD

Fault signal output. If unused, this pin may be left floating.

6

SYNC

I

Input for synchronizing boost.

If synchronization is not used, connect this pin to GND to disable spread spectrum or

to VDDIO/EN to enable spread spectrum.

7

PWM

I

PWM dimming input.

8

NC

No internal connection

9

GND

G

Ground.

10

ISET

A

LED current setting resistor

11

GND

G

Ground.

12

NC

—

No internal connection

13

NC

—

No internal connection

14

OUT2

A

Current sink output.

This pin must be connected to GND if not used.

15

OUT1

A

Current sink output.

This pin must be connected to GND if not used.

16

FB

A

DC-DC (boost or SEPIC) feedback input.

17

PGND

G

DC-DC (boost or SEPIC) power ground.

18

SW

A

DC-DC (boost or SEPIC) switch pin.

19

SD

A

Power-line FET control.

20

VSENSE_N

A

Input current sense pin.

(1)

A: Analog pin, G: Ground pin, P: Power pin, I: Input pin, I/O: Input/Output pin, O: Output pin, OD: Open Drain pin

4

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated

Product Folder Links: LP8862-Q1