 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TPS40322 Datasheet(PDF) 30 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
TPS40322 Datasheet(HTML) 30 Page - Texas Instruments |
|
|
30 / 47 page  SS SS SS FB t I 2ms 10 A C 33 nF V 0.6 V ´ ´ m = = » 9 9 RT SW 20 20 R 40 k 40.2k f 500 kHz = = = W » W ( ) G1 BOOST BOOT ripple Q 7nC C 70nF 100nF V 100mV = = = » FB OUT1 FB V R10 0.600 V 20.0 k R14 20 k V V 1.2 V 0.600 V ´ ´ W = = = W - - TPS40322 SLUSAF8E – JULY 2011 – REVISED JANUARY 2016 www.ti.com 8.2.1.2.8 Feedback Divider (R10, R14) The TPS40322 controller uses a full operational amplifier with an internally fixed 0.600-V reference. Tha value for R10 is selected between 10-k Ω and 50-kΩ for a balance of feedback current and noise immunity. With the R10 resistor set to 20-k Ω, the output voltage is programmed with a resistor divider given by Equation 24. (24) 8.2.1.2.9 Compensation: (R11, R12, C17, C19, C21) Using the TPS40k Loop Stability Tool for an 85-kHz bandwidth and 50° of phase margin with an R10 value of 20.0 k Ω, and measuring the theoretical results in the laboratory and modifying accordingly for system optimization yields the following values: • C21 = 10 pF • C17 = 220 pF • C19 = 470 pF • R12 = 4.42 k Ω • R11 = 82.5 k Ω 8.2.1.2.10 Boot-Strap Capacitor (C7) To ensure proper charging of the high-side FET gate, limit the ripple voltage on the boost capacitor to < 100 mV. (25) 8.2.1.2.11 General Device Components 8.2.1.2.11.1 Synchronization (SYNC Pin) The SYNC pin must be left open for independent dual outputs. 8.2.1.2.11.2 RT Resistor (R6) The desired switching frequency is programmed by the current through RRT to GND. the value of RRT is calculated using Equation 26. (26) 8.2.1.2.11.3 Differential Amplifier Out (DIFFO Pin) In dual output configuration the DIFFO pin is not used and must remain open (unconnected). 8.2.1.2.11.4 EN/SS Timing Capacitors (C8) The soft-start capacitor provides smooth ramp of the error amplifier reference voltage for controlled start-up. The soft-start capacitor is selected using Equation 27. (27) 8.2.1.2.11.5 Power Good (PG1, PG2 Pins) PG1 and PG2 can each be pulled up to BP6 through a 100-k Ω resistor, or remain not-connected. For sequencing the start-up of output 1 before output 2, connect PG1 to EN2/SS2; for sequencing the start-up of output 2 before output 1, connect PG2 to EN1/SS1. 8.2.1.2.11.6 Phase Set (PHSET Pin) The PHSET pin can be connected to ground or connected to the BP6 pin. 30 Submit Documentation Feedback Copyright © 2011–2016, Texas Instruments Incorporated Product Folder Links: TPS40322 |
Similar Part No. - TPS40322_16 |
|
Similar Description - TPS40322_16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
