![]() |
Electronic Components Datasheet Search |
|
TUSB4041I-Q1 Datasheet(PDF) 20 Page - Texas Instruments |
|
|
|
TUSB4041I-Q1 Datasheet(HTML) 20 Page - Texas Instruments |
20 / 44 page ![]() 20 TUSB4041I-Q1 SLLSEK4B – JULY 2015 – REVISED JANUARY 2016 www.ti.com Product Folder Links: TUSB4041I-Q1 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated 8.5.11 Device Configuration Register 2 Offset = Ah Figure 12. Device Configuration Register 2 7 6 5 4 3 2 1 0 RSVD customBCfeatu res pwrctlPol HiCurAcpMode En cpdEN RSVD autoModeEnz RSVD R-0 RW-0 RW-X R/RW-0 R/RW-0 RW-0 RW-X R-0 Table 13. Device Configuration Register 2 Field Descriptions Bit Field Type Reset Description 7 RSVD R 0 Reserved Read only, returns 0 when read. 6 customBCfeatures RW 0 Custom battery charging feature enable This bit controls the ability to write to the battery charging feature configuration controls. 0 = The HiCurAcpModeEn and cpdEN bits are read only and the values are loaded from the OTP ROM. 1 = The HiCurAcpModeEn and cpdEN, bits are R/W and can be loaded by EEPROM or written by SMBus from this register. This bit may be written simultaneously with HiCurAcpModeEn and cpdEN. 5 pwrctlPol RW X Power enable polarity This bit is loaded at the deassertion of reset with the value of the PWRCTL_POL pin. 0 = PWRCTL polarity is active low. 1 = PWRCTL polarity is active high. When the TUSB4041I-Q1 device is in I2C mode, the TUSB4041I-Q1 device loads this bit from the contents of the EEPROM. When the TUSB4041I-Q1 device is in SMBUS mode, the value may be overwritten by an SMBus host. 4 HiCurAcpModeEn R/RW 0 High-current ACP mode enable This bit enables the high-current tablet charging mode when the automatic battery charging mode is enabled for downstream ports. 0 = High-current divider mode disabled. Legacy current divider mode enabled. 1 = High-current divider mode enabled This bit is read only unless the customBCfeatures bit is set to 1. If customBCfeatures is 0, the value of this bit reflects the value of the OTP ROM HiCurAcpModeEn bit. 3 cpdEN RRW 0 Enable device attach detection This bit enables device attach detection (such as a cell-phone detect) when auto mode is enabled. 0 = Device attach detect is disabled in auto mode. 1 = Device attach detect is enabled in auto mode. This bit is read only unless the customBCfeatures bit is set to 1. If customBCfeatures is 0, the value of this bit reflects the value of the OTP ROM cpdEN bit. 2 RSVD RW 0 Reserved |
Similar Part No. - TUSB4041I-Q1 |
|
Similar Description - TUSB4041I-Q1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |