LVPECL

8

8

2

Reference

Generator

GND

GND

OUTP[15...8]

OUTN[15...8]

LVPECL

8

8

OUTP[7...0]

OUTN[7...0]

V

CC

V

AC_REF[1, 0]

V

CC

V

CC

V

CC

V

CC

V

CC

INP0

INN0

INP1

INN1

Product

Folder

Sample &

Buy

Technical

Documents

Tools &

Software

Support &

Community

CDCLVP2108

SCAS878C – MAY 2009 – REVISED JANUARY 2016

CDCLVP2108 16-LVPECL Output, High-Performance Clock Buffer

1 Features

3 Description

The CDCLVP2108 is a highly versatile, low additive

1

•

Dual 1:8 Differential Buffer

jitter buffer that can generate 16 copies of LVPECL

•

Two Clock Inputs

clock outputs from two LVPECL, LVDS, or LVCMOS

•

Universal Inputs Can Accept LVPECL, LVDS,

inputs for a variety of communication applications. It

LVCMOS/LVTTL

has a maximum clock frequency up to 2 GHz. Each

buffer block consists of one input that feeds two

•

16 LVPECL Outputs

LVPECL

outputs.

The

overall

additive

jitter

•

Maximum Clock Frequency: 2 GHz

performance is less than 0.1 ps, RMS from 10 kHz to

•

Maximum Core Current Consumption: 115 mA

20 MHz, and overall output skew is as low as 25 ps,

making the device a perfect choice for use in

•

Very Low Additive Jitter: <100 fs, RMS in 10-kHz

demanding applications.

to 20-MHz Offset Range

•

2.375-V to 3.6-V Device Power Supply

The CDCLVP2108 clock buffer distributes two clock

inputs (IN0, IN1) to 16 pairs of differential LVPECL

•

Maximum Propagation Delay: 550 ps

clock outputs (OUT0, OUT15) with minimum skew for

•

Maximum Within Bank Output Skew: 25 ps

clock distribution. Each buffer block consists of one

•

input that feeds two LVPECL clock outputs. The

for Capacitive-Coupled Inputs

inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

•

Industrial Temperature Range: –40°C to +85°C

The CDCLVP2108 is specifically designed for driving

•

Supports 105°C PCB Temperature (Measured

50-

Ω transmission lines. When driving the inputs in

single-ended

mode,

the

LVPECL

bias

voltage

with a Thermal Pad)

•

Available in 7-mm × 7-mm, 48-Pin VQFN (RGZ)

input pin. However, for high-speed performance up to

Package

2 GHz, differential mode is strongly recommended.

•

ESD Protection Exceeds 2000 V (HBM)

The CDCLVP2108 is characterized for operation from

–40°C to +85°C and is available in a 7-mm × 7-mm,

2 Applications

VQFN-48 package.

•

Wireless Communications

Device Information(1)

•

Telecommunications/Networking

PART NUMBER

PACKAGE

BODY SIZE (NOM)

•

Medical Imaging

CDCLVP2108

VQFN (48)

7.00 mm × 7.00 mm

•

Test and Measurement Equipment

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

Simplified Schematic

1

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.