Electronic Components Datasheet Search |
|
MC145151P2 Datasheet(PDF) 21 Page - Motorola, Inc |
|
MC145151P2 Datasheet(HTML) 21 Page - Motorola, Inc |
21 / 36 page MC145151–2 through MC145158–2 MOTOROLA 21 14–BIT SHIFT REGISTER 7–BIT ÷ A COUNTER φV MC145158–2 BLOCK DIAGRAM φR REFERENCE COUNTER LATCH PHASE DETECTOR B PHASE DETECTOR A LOCK DETECT LD PDout fin OSCin OSCout ENB 14 10 7–BIT S/R DATA CLK 10 REFout ÷ A COUNTER LATCH 14–BIT ÷ R COUNTER 14 MC fR fV 1–BIT CONTROL S/R 10–BIT S/R ÷ N COUNTER LATCH 10–BIT ÷ N COUNTER CONTROL LOGIC 7 7 PIN DESCRIPTIONS INPUT PINS fin Frequency Input (Pin 8) Input frequency from VCO output. A rising edge signal on this input decrements the ÷ A and ÷ N counters. This input has an inverter biased in the linear region to allow use with ac coupled signals as low as 500 mV p–p. For larger ampli- tude signals (standard CMOS logic levels), dc coupling may be used. CLK, DATA Shift Clock, Serial Data Inputs (Pins 9, 10) Each low–to–high transition of the CLK shifts one bit of data into the on–chip shift registers. The last data bit entered determines which counter storage latch is activated; a logic 1 selects the reference counter latch and a logic 0 selects the ÷ A, ÷ N counter latch. The data entry format is as follows: FIRST DATA BIT INTO SHIFT REGISTER ÷ R ÷ N FIRST DATA BIT INTO SHIFT REGISTER ÷ A ENB Latch Enable Input (Pin 11) A logic high on this pin latches the data from the shift regis- ter into the reference divider or ÷ N, ÷ A latches depending on the control bit. The reference divider latches are activated if the control bit is at a logic high and the ÷ N, ÷ A latches are activated if the control bit is at a logic low. A logic low on this pin allows the user to change the data in the shift registers without affecting the counters. ENB is normally low and is pulsed high to transfer data to the latches. OSCin, OSCout Reference Oscillator Input/Output (Pins 1, 2) These pins form an on–chip reference oscillator when con- nected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as the input for an externally–gener- ated reference signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS log- ic levels) dc coupling may also be used. In the external refer- ence mode, no connection is required to OSCout. |
Similar Part No. - MC145151P2 |
|
Similar Description - MC145151P2 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |