Electronic Components Datasheet Search |
|
MT8870 Datasheet(PDF) 4 Page - Mitel Networks Corporation |
|
MT8870 Datasheet(HTML) 4 Page - Mitel Networks Corporation |
4 / 12 page MT8870D/MT8870D-1 ISO2-CMOS 4-14 condition is maintained (ESt remains high) for the validation period (tGTP), vc reaches the threshold (VTSt) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the output latch. At this point the GT output is activated and drives vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements. Guard Time Adjustment In many situations not requiring selection of tone duration and interdigital pause, the simple steering circuit shown in Figure 4 is applicable. Component values are chosen according to the formula: tREC=tDP+tGTP tID=tDA+tGTA The value of tDP is a device parameter (see Figure 11) and tREC is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 µF is Figure 5 - Guard Time Adjustment VDD St/GT ESt C1 R1 R2 a) decreasing tGTP; (tGTP<tGTA) tGTP=(RPC1)In[VDD/(VDD-VTSt)] tGTA=(R1C1)In(VDD/VTSt) RP=(R1R2)/(R1+R2) VDD St/GT ESt C1 R1 R2 tGTP=(R1C1)In[VDD/(VDD-VTSt)] tGTA=(RPC1)In(VDD/VTSt) RP=(R1R2)/(R1+R2) b) decreasing tGTA; (tGTP>tGTA) Table 1. Functional Decode Table L=LOGIC LOW, H=LOGIC HIGH, Z=HIGH IMPEDANCE X = DON‘T CARE recommended for most applications, leaving R to be selected by the designer. Different steering arrangements may be used to select independently the guard times for tone present (tGTP) and tone absent (tGTA). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing tREC improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short tREC with a long tDO would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 5. Digit TOE INH ESt Q4 Q3 Q2 Q1 ANY L X H ZZZ Z 1 H X H 00 01 2 H X H 00 10 3 H X H 00 11 4 H X H 01 00 5 H X H 01 01 6 H X H 01 10 7 H X H 01 11 8 H X H 10 00 9 H X H 10 01 0 H X H 10 10 * H X H 10 11 # H X H 11 00 A H L H 11 01 B H L H 11 10 C H L H 11 11 D H L H 00 00 AH H L undetected, the output code will remain the same as the previous detected code BH H L CHH L DHH L |
Similar Part No. - MT8870 |
|
Similar Description - MT8870 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |