3

P/N:PM0625 Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.0, JUL. 01, 2005

MX10EXA

BLOCK DIAGRAM

LOGIC SYMBOL

XA CPU Core

64K Bytes

FLASH

Program

Memory Bus

SFR

Bus

Data

Bus

2048 Bytes

Static RAM

UART0

UART1

Timer 0,1

Timer 2

Watchdog

Timer

Port 0

Port 1

Port 2

Port 3

* NOT AVAILABLE ON 40-PIN DIP PACKAGE

T2EX*

T2*

TxD1

RxD1

A3

A2

A1

A0/WRH

RxD0

TxD0

INT0

INT1

T0

T1/BUSW

WRL

RD

RST

EA/WAIT

PSEN

ALE

XTAL2

XTAL1

VDD VSS