M13S2561616A-2S datasheet(9/49 Pages) ESMT

Part #	M13S2561616A-2S

Description	Double-data-rate architecture, two data transfers per clock cycle

Download	49 Pages

Scroll/Zoom	100%

Manufacturer	ESMT [Elite Semiconductor Memory Technology Inc.]

Direct Link	http://www.esmt.com.tw/index.asp

Logo

9 / 49 page

ESMT

M13S2561616A (2S)

Operation Temperature Condition -40°C~85°C

Elite Semiconductor Memory Technology Inc.

Publication Date : Jan. 2015

Revision : 1.0

9/49

AC Timing Parameter & Specifications (Note: 1~6, 9~10)

-5

-6

Parameter

Symbol

min

max

min

max

Unit

Note

CL2.5

5

12

6

12

CL3

5

12

6

12

Clock period

CL4

tCK

5

12

6

12

ns

DQ output access time from CLK/ CLK

tAC

-0.7

+0.7

-0.7

+0.7

ns

CLK high-level width

tCH

0.45

0.55

0.45

0.55

tCK

CLK low-level width

tCL

0.45

0.55

0.45

0.55

tCK

DQS output access time from

CLK/ CLK

tDQSCK

-0.6

+0.6

-0.6

+0.6

ns

Clock to first rising edge of DQS delay

tDQSS

0.72

1.25

0.72

1.25

tCK

DQ and DM input setup time (to DQS)

tDS

0.4

ns

DQ and DM input hold time (to DQS)

tDH

0.4

ns

DQ and DM input pulse width (for each

input)

tDIPW

1.75

ns

18

Address and Control input setup time

(fast)

tIS

0.6

ns

15,

17~19

Address and Control input hold time

(fast)

tIH

0.6

ns

15,

17~19

Address and Control input setup time

(slow)

tIS

0.8

ns

16~19

Address and Control input hold time

(slow)

tIH

0.8

ns

16~19

Control and Address input pulse width

(for each input)

tIPW

2.2

ns

18

DQS input high pulse width

tDQSH

0.35

tCK

DQS input low pulse width

tDQSL

0.35

tCK

DQS falling edge to CLK setup time

tDSS

0.2

tCK

DQS falling edge hold time from CLK

tDSH

0.2

tCK

Data strobe edge to output data edge

tDQSQ

0.4

ns

22

Data-out high-impedance time from

CLK/ CLK

tHZ

+0.7

ns

11

Data-out low-impedance time from

CLK/ CLK

tLZ

-0.7

+0.7

-0.7

+0.7

ns

11

Clock half period

tHP

tCLmin

or

tCHmin

tCLmin

or

tCHmin

ns

20,21

DQ/DQS output hold time from DQS

tQH

tHP- tQHS

ns

21

Data hold skew factor

tQHS

0.5

ns

Similar Part No. - M13S2561616A-2S

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle

More results

Similar Description - M13S2561616A-2S

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

M13S2561616A-2S Datasheet(PDF) 9 Page - Elite Semiconductor Memory Technology Inc.

M13S2561616A-2S Datasheet(HTML) 9 Page - Elite Semiconductor Memory Technology Inc.

Similar Part No. - M13S2561616A-2S

Similar Description - M13S2561616A-2S

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL