M13S2561616A-2S datasheet(18/49 Pages) ESMT

Part #	M13S2561616A-2S

Description	Double-data-rate architecture, two data transfers per clock cycle

Download	49 Pages

Scroll/Zoom	100%

Manufacturer	ESMT [Elite Semiconductor Memory Technology Inc.]

Direct Link	http://www.esmt.com.tw/index.asp

Logo

18 / 49 page

ESMT

M13S2561616A (2S)

Operation Temperature Condition -40°C~85°C

Elite Semiconductor Memory Technology Inc.

Publication Date : Jan. 2015

Revision : 1.0

18/49

Read

This command is used after the row activate command to initiate the burst read of data. The read command is initiated by

activating CS , RAS , CAS , and deasserting WE at the same clock rising edge as described in the command truth table. The

length of the burst and the CAS latency time will be determined by the values programmed during the MRS command.

Write

This command is used after the row activate command to initiate the burst write of data. The write command is initiated by

activating CS , RAS , CAS , and WE at the same clock rising edge as describe in the command truth table. The length of the

burst will be determined by the values programmed during the MRS command.

Burst Read Operation

Burst Read operation in DDR SDRAM is in the same manner as the current SDRAM such that the Burst read command is

issued by asserting CS and CAS low while holding RAS and WE high at the rising edge of the clock (CLK) after tRCD

from the bank activation. The address inputs determine the starting address for the Burst. The Mode Register sets type of burst

(Sequential or interleave) and burst length (2, 4, 8). The first output data is available after the CAS Latency from the READ

command, and the consecutive data are presented on the falling and rising edge of Data Strobe (DQS) adopted by DDR

SDRAM until the burst length is completed.

Burst Write Operation

The Burst Write command is issued by having CS , CAS and WE low while holding RAS high at the rising edge of the

clock (CLK). The address inputs determine the starting column address. There is no write latency relative to DQS required for

burst write cycle. The first data of a burst write cycle must be applied on the DQ pins tDS prior to data strobe edge enabled after

tDQSS from the rising edge of the clock (CLK) that the write command is issued. The remaining data inputs must be supplied on

each subsequent falling and rising edge of Data Strobe until the burst length is completed. When the burst has been finished,

any additional data supplied to the DQ pins will be ignored.

01

23

4

5

678

CO M M A N D

NO P

WR I T E A

NO P

NOP

NO P

NOP

CL K

DQS

DQ' s

W R ITE B

t DQ S S m a x

t WP R E S *1

*1

Note * 1: The specific requirement is that DQS be valid (High or Low) on or before this CLK edge. The case shown (DQS going from

High-Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS

could be High at this time, depending on tDQSS.

0

1

23

4

5

67

8

COM M A N D

R EAD A

NOP

NO P

NOP

NO P

CL K

CA S L a t e n c y = 3

DQS

DQ ' s

D OU T 0 D OU T 1 D OU T 2 D OU T 3

tRP RE

t RP S T

Similar Part No. - M13S2561616A-2S

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle

More results

Similar Description - M13S2561616A-2S

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

M13S2561616A-2S Datasheet(PDF) 18 Page - Elite Semiconductor Memory Technology Inc.

M13S2561616A-2S Datasheet(HTML) 18 Page - Elite Semiconductor Memory Technology Inc.

Similar Part No. - M13S2561616A-2S

Similar Description - M13S2561616A-2S

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL