M13L32321A-2G datasheet(27/48 Pages) ESMT

Part #	M13L32321A-2G

Description	Double-data-rate architecture, two data transfers per clock cycle

Download	48 Pages

Scroll/Zoom	100%

Manufacturer	ESMT [Elite Semiconductor Memory Technology Inc.]

Direct Link	http://www.esmt.com.tw/index.asp

Logo

27 / 48 page

ESMT

M13L32321A (2G)

Elite Semiconductor Memory Technology Inc.

Publication Date : Oct. 2012

Revision : 1.0

27/48

Auto Refresh & Self Refresh

Auto Refresh

An auto refresh command is issued by having CS , RAS and CAS held low with CKE and WE high at the rising edge of the

clock (CLK). All banks must be precharged and idle for tRP(min) before the auto refresh command is applied. No control of the

external address pins is requires once this cycle has started because of the internal address counter. When the refresh cycle has

completed, all banks will be in the idle state. A delay between the auto refresh command and the next activate command or

subsequent auto refresh command must be greater than or equal to the tRFC(min).

A maximum of eight consecutive AUTO REFRESH commands (with tRFC(min)) can be posted to any given DDR SDRAM meaning

that the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 x tREFI .

CO M M A N D

CK E = Hi g h

t RP

PR E

Auto

Refresh

CM D

t RF C

CL K

Self Refresh

A self refresh command is defines by having CS , RAS , CAS and CKE held low with WE high at the rising edge of the clock

(CLK). Once the self refresh command is initiated, CKE must be held low to keep the device in self refresh mode. During the self

refresh operation, all inputs except CKE are ignored. Since CKE is an input, VREF must be maintained during self refresh. The clock

is internally disabled during self refresh operation to reduce power consumption. The self refresh is exited by supplying stable clock

input before returning CKE high, asserting deselect or NOP command and then asserting CKE high for longer than tXSRD for locking

of DLL.

CO M M A N D

CKE

t XSN R ( m i n )

Self

Ref resh

Auto

Ref resh

NO P

t IS

CL K

NOP

NO P

t IS

Note: After self refresh exit, input an auto refresh command immediately.

Similar Part No. - M13L32321A-2G

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle

More results

Similar Description - M13L32321A-2G

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

M13L32321A-2G Datasheet(PDF) 27 Page - Elite Semiconductor Memory Technology Inc.

M13L32321A-2G Datasheet(HTML) 27 Page - Elite Semiconductor Memory Technology Inc.

Similar Part No. - M13L32321A-2G

Similar Description - M13L32321A-2G

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL