Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

M13L32321A-2G Datasheet(PDF) 24 Page - Elite Semiconductor Memory Technology Inc.

Part # M13L32321A-2G
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESMT [Elite Semiconductor Memory Technology Inc.]
Direct Link  http://www.esmt.com.tw/index.asp
Logo ESMT - Elite Semiconductor Memory Technology Inc.

M13L32321A-2G Datasheet(HTML) 24 Page - Elite Semiconductor Memory Technology Inc.

Back Button M13L32321A-2G Datasheet HTML 20Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 21Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 22Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 23Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 24Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 25Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 26Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 27Page - Elite Semiconductor Memory Technology Inc. M13L32321A-2G Datasheet HTML 28Page - Elite Semiconductor Memory Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 48 page
background image
ESMT
M13L32321A (2G)
Elite Semiconductor Memory Technology Inc.
Publication Date : Oct. 2012
Revision : 1.0
24/48
Burst Terminate
The burst terminate command is initiated by having RAS and CAS high with CS and WE low at the rising edge of the clock
(CLK). The burst terminate command has the fewest restrictions making it the easiest method to use when terminating a burst read
operation before it has been completed. When the burst terminate command is issued during a burst read cycle, the pair of data and
DQS (Data Strobe) go to a high impedance state after a delay which is equal to the CAS latency set in the mode register. The
burst terminate command, however, is not supported during a write burst operation.
<Burst Length = 4, CAS Latency = 3 >
01
2
3
4
5
67
8
CO M M A N D
RE AD A
NO P
NOP
NO P
NOP
NOP
NO P
NO P
Burst
Terminate
CL K
CL K
DQ S
DQ ' s
DOUT 0
Hi -Z
Hi - Z
The burst read ends after a deley equal to the CAS lantency.
DOUT 1
The Burst Terminate command is a mandatory feature for DDR SDRAMs. The following functionality is required.
1. The BST command may only be issued on the rising edge of the input clock, CLK.
2. BST is only a valid command during Read burst.
3. BST during a Write burst is undefined and shall not be used.
4. BST applies to all burst lengths.
5. BST is an undefined command during Read with auto precharge and shall not be used.
6. When terminating a burst Read command, the BST command must be issued LBST (“BST Latency”) clock cycles before the clock
edge at which the output buffers are tristated, where LBST equals the CAS latency for read operations.
7. When the burst terminates, the DQ and DQS pins are tristated.
The BST command is not byte controllable and applies to all bits in the DQ data word and the (all) DQS pin(s).
DM masking
The DDR SDRAM has a data mask function that can be used in conjunction with data write cycle. Not read cycle. When the data
mask is activated (DM high) during write operation, DDR SDRAM does not accept the corresponding data. (DM to data-mask
latency is zero) DM must be issued at the rising or falling edge of data strobe.
<Burst Length = 8>
01
23
4
5
678
CO M M A N D
WR I T E
NO P
NO P
NO P
NO P
N O P
NO P
NO P
CL K
CL K
NO P
DQ S
DQ ' s
t DQ SS
DM
D IN 0
Hi -Z
Hi - Z
ma s k ed b y D M =H
D IN 1 D IN 2 D IN 3 D IN 4 D IN 5 D IN 6 D IN 7
t DS t DH


Similar Part No. - M13L32321A-2G

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
More results

Similar Description - M13L32321A-2G

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com