![]() |
Electronic Components Datasheet Search |
|
M5-512/192-10VI Datasheet(PDF) 7 Page - Lattice Semiconductor |
|
|
M5-512/192-10VI Datasheet(HTML) 7 Page - Lattice Semiconductor |
7 / 47 page ![]() MACH 5 Family 7 Clock Line 1 Options x Global clock (0, 1, 2, or 3) with positive edge clock enable x Global clock (0, 1, 2, or 3) with negative edge clock enable x Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase) Clock Line 2 Options x Global clock (0, 1, 2, or 3) with clock enable Clock Line 3 Options x Complement of clock line 2 (same clock enable) x Product-term clock (if clock line 2 does not use clock enable The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum- term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches. 0 1 2 3 0 1 2 3 0 1 2 3 CLKIN Clock Enable N (0) N (1) OUT MUX 2TO1 /CLK F0 /CLK CLK CLKEN1 BIPHASE CLKEN2 OUT CLK0 CLK1 CLK2 CLK3 CLKIN Clock Enable MUX 2TO1 /CLK2 PTCLK F0 Block Clocks 0–3 PT (0:3) PINCLK (0:3) PT0 PT1 PT2 PT3 MUX 4TO1 IN (0) IN (1) IN (2) IN (3) OUT U1 F0 F1 MUX 4TO1 IN (0) IN (1) IN (2) IN (3) OUT U2 F0 F1 MUX 4TO1 IN (0) IN (1) IN (2) IN (3) OUT U3 F0 F1 MUX 2TO1 MUX 2TO1 F0 20446G-004 Figure 4. Clock Generator SET2/RST2/LE Block Sets/Reset 0–2, LE PT (0:2) PT0 PT1 PT2 SET1/RST1 SET0/RST0 MUX 2TO1 OUT F0 PT1 /PT1(ST) MUX 2TO1 OUT F0 PT2 /PT2 20446G-005 Figure 5. Set/Reset Generator |
Similar Part No. - M5-512/192-10VI |
|
Similar Description - M5-512/192-10VI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |