![]() |
Electronic Components Datasheet Search |
|
LTC2755 Datasheet(PDF) 10 Page - Linear Technology |
|
|
LTC2755 Datasheet(HTML) 10 Page - Linear Technology |
10 / 24 page ![]() LTC2755 10 2755f PIN FUNCTIONS RVOSD (Pin 25): DAC D Offset Adjust. Nominal input range is ±5V. The impedance looking into this pin is 1M to ground. If not used, tie RVOSD to ground. RVOSC (Pin 26): DAC C Offset Adjust. Nominal input range is ±5V. The impedance looking into this pin is 1M to ground. If not used, tie RVOSC to ground. IOUT1C (Pin 27): DAC C Current Output. This pin is a virtual ground when the DAC is operating and should reside at 0V. For normal operation tie to the negative input of the I/V converter amplifier for DAC C (see Typical Applications). RFBC (Pin 28): DAC C Feedback Resistor. For normal operation tie to the output of the I/V converter amplifier for DAC C (see Typical Applications). The DAC output current from IOUT1C flows through the feedback resistor to the RFBC pin. The impedance looking into this pin is 10k to ground. ROFSC (Pin 29): Bipolar Offset Network for DAC C. This pin provides the translation of the output voltage range for bipolar spans. Accepts up to ±15V; for normal operation tie to the positive reference voltage at RIN2 (Pin 32). The impedance looking into this pin is 20k to ground. REFC (Pin 30): Reference Input for DAC C, and connec- tion for internal reference inverting resistor R4. The 20k resistor R4 is connected internally from RCOM2 to REFC. For normal operation tie this pin to the output of reference inverting amplifier A2 (see Typical Applications). Typically –5V; accepts up to ±15V. The impedance looking into this pin is 10k to ground (RIN2 and RCOM2 floating). RCOM2 (Pin 31): Center Tap Point for the Reference Ampli- fier A2 Inverting Resistors. The 20k reference inverting resistors R3 and R4 are connected internally from RIN2 to RCOM2 and from RCOM2 to REFC, respectively (see Block Diagram). For normal operation tie RCOM2 to the negative input of external reference inverting amplifier A2 (see Typical Applications). RIN2 (Pin 32): Input Resistor R3 for Reference Inverting Amplifier A2. The 20k resistor R3 is connected internally from RIN2 to RCOM2. For normal operation tie RIN2 to the external reference voltage VREF2 (seeTypicalApplications). Typically 5V; accepts up to ±15V. MSPAN (Pin 33): Manual Span Control Pin. MSPAN is used to configure the LTC2755 for operation in a single, fixed output range. When configured for single-span operation, the output range is set via hardware pin strapping. The span I/O port’s input, and DAC, registers are transparent and do not respond to write or update commands. To configure the part for single-span use, tie MSPAN directly to VDD. If MSPAN is instead connected to GND (SoftSpan configuration), the output ranges are set and verified by using write, update and read operations. See Manual Span Configuration in the Operation section. MSPAN must be connected either directly to GND (SoftSpan configuration) or VDD, Pin 15 (single-span configuration). IOUT2C (Pin 34): DAC C Current Output Complement. Tie IOUT2C to ground. GND (Pin 35): Shield Ground, provides necessary shield- ing for IOUT2C. Tie to ground. D0-D2 (Pins 36-38): LTC2755-12 Only. DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D0 is the LSB. D0-D4 (Pins 36-40): LTC2755-14 Only. DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D0 is the LSB. D0-D6 (Pins 36-42): LTC2755-16 Only. DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D0 is the LSB. NC (Pins 39-44): LTC2755-12 Only. No Internal Connection. NC (Pins 41-44): LTC2755-14 Only. No Internal Connection. NC (Pins 43-44): LTC2755-16 Only. No Internal Connection. GND (Pin 45): Shield Ground, provides necessary shield- ing for IOUT2B. Tie to ground. IOUT2B (Pin 46): DAC B Current Output Complement. Tie IOUT2B to ground. S0 (Pin 47): Span I/O Bit 0. Pins S0, S1 and S2 are used to program and to read back the output ranges of the DACs. D/S (Pin 48): Data/Span Select. This pin is used to select the data I/O port or the span I/O port (D0 to D15 or S0 to S2, respectively), along with their respective dedicated registers, for write and read operations. Update opera- tions ignore D/S, since all updates affect both data and span registers. See Table 1. For single-span operation, tie D/S to ground. |
Similar Part No. - LTC2755_15 |
|
Similar Description - LTC2755_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |