Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD9460 Datasheet(PDF) 21 Page - Analog Devices

Part # AD9460
Description  16-Bit, 80 MSPS/105 MSPS ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9460 Datasheet(HTML) 21 Page - Analog Devices

Back Button AD9460_15 Datasheet HTML 17Page - Analog Devices AD9460_15 Datasheet HTML 18Page - Analog Devices AD9460_15 Datasheet HTML 19Page - Analog Devices AD9460_15 Datasheet HTML 20Page - Analog Devices AD9460_15 Datasheet HTML 21Page - Analog Devices AD9460_15 Datasheet HTML 22Page - Analog Devices AD9460_15 Datasheet HTML 23Page - Analog Devices AD9460_15 Datasheet HTML 24Page - Analog Devices AD9460_15 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
AD9460
Rev. 0 | Page 21 of 32
Table 9. Reference Configuration Summary
Selected Mode
SENSE Voltage
Resulting VREF (V)
Resulting Differential Span (V p-p)
External Reference
AVDD
N/A
2 × external reference
Programmable Reference
0.2 V to VREF
+
1
×
0.5
R1
R2 (See Figure 45)
2 × VREF
Programmable Reference
(Set for 2 V p-p)
0.2 V to VREF
⎛ +
×
R1
R2
1
0.5
, R1 = R2 = 1 kΩ
2.0
Internal Fixed Reference
AGND to 0.2 V
1.7
3.4
External Reference Operation
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
7 kΩ load. The internal buffer continues to generate the positive
and negative full-scale references, REFT and REFB, for the ADC
core. The input span is always twice the value of the reference
voltage; therefore, the external reference must be limited to a
maximum of 2.0 V. See Figure 40 for gain variation vs. temperature.
Analog Inputs
As with most new high speed, high dynamic range ADCs, the
analog input to the AD9460 is differential. Differential inputs
improve on-chip performance because signals are processed
through attenuation and gain stages. Most of the improvement
is a result of differential analog stages having high rejection of
even-order harmonics. There are also benefits at the PCB level.
First, differential inputs have high common-mode rejection of
stray signals, such as ground and power noise. Second, they
provide good rejection of common-mode signals, such as local
oscillator feedthrough. The specified noise and distortion of the
AD9460 cannot be realized with a single-ended analog input;
therefore, such configurations are discouraged. Contact sales for
recommendations of other 16-bit ADCs that support single-ended
analog input configurations.
With the 1.7 V reference, which is the nominal value (see the
Internal Reference Trim section), the differential input range of
the AD9460 analog input is nominally 3.4 V p-p or 1.7 V p-p on
each input (VIN+ or VIN−).
3.5V
VIN+
VIN–
1.7V p-p
DIGITAL OUT = ALL 1s
DIGITAL OUT = ALL 0s
Figure 46. Differential Analog Input Range for VREF = 1.7 V
The AD9460 analog input voltage range is offset from ground
by 3.5 V. Each analog input connects through a 1 kΩ resistor
to the 3.5 V bias voltage and to the input of a differential buffer.
The internal bias network on the input properly biases the
buffer for maximum linearity and range (see the Equivalent
Circuits section). Therefore, the analog source driving the
AD9460 should be ac-coupled to the input pins. The recom-
mended method for driving the analog input of the AD9460 is
to use an RF transformer to convert single-ended signals to
differential signals (see Figure 47).
0.1µF
RT
AD9460
VIN+
VIN–
RS
RS
ADT1–1WT
ANALOG
INPUT
SIGNAL
Figure 47. Transformer-Coupled Analog Input Circuit
Series resistors between the output of the transformer and the
AD9460 analog inputs help isolate the analog input source from
switching transients caused by the internal sample-and-hold
circuit. The series resistors, along with the 1 kΩ resisters
connected to the internal 3.5 V bias, must be considered in
impedance matching the transformer input. For example, if RT
is set to 51 Ω, RS is set to 33 Ω, and there is a 1:1 impedance ratio
transformer, then the input matches a 50 Ω source with a full-
scale drive of 16.0 dBm. The 50 Ω impedance matching can also
be incorporated on the secondary side of the transformer, as
shown in the evaluation board schematic (see Figure 50).
CLOCK INPUT CONSIDERATIONS
Any high speed ADC is extremely sensitive to the quality of the
sampling clock provided by the user. A track-and-hold circuit is
essentially a mixer, and any noise, distortion, or timing jitter on
the clock combines with the desired signal at the analog-to-
digital output. For that reason, considerable care was taken in
the design of the clock inputs of the AD9460, and the user is
advised to give careful thought to the clock source.
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals and, as a result, can be sensitive
to the clock duty cycle. Commonly a 5% tolerance is required on
the clock duty cycle to maintain dynamic performance charac-
teristics. The AD9460 contains a clock duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock


Similar Part No. - AD9460_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9460-105EB-BB AD-AD9460-105EB-BB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
AD9460-105EB-IF AD-AD9460-105EB-IF Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
AD9460-105LVDS/PCB AD-AD9460-105LVDS/PCB Datasheet
1Mb / 32P
   16-Bit, 80 MSPS/105 MSPS ADC
REV. 0
AD9460-105LVDS/PCB AD-AD9460-105LVDS/PCB Datasheet
1Mb / 33P
   16-Bit, 80 MSPS/105 MSPS ADC
AD9460 AD-AD9460_17 Datasheet
1Mb / 33P
   16-Bit, 80 MSPS/105 MSPS ADC
More results

Similar Description - AD9460_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9460 AD-AD9460_17 Datasheet
1Mb / 33P
   16-Bit, 80 MSPS/105 MSPS ADC
AD9460 AD-AD9460 Datasheet
1Mb / 32P
   16-Bit, 80 MSPS/105 MSPS ADC
REV. 0
AD9432BSQZ-80 AD-AD9432BSQZ-80 Datasheet
517Kb / 16P
   12-Bit, 80 MSPS/105 MSPS ADC
Rev. E
AD9432 AD-AD9432_15 Datasheet
517Kb / 16P
   12-Bit, 80 MSPS/105 MSPS ADC
Rev. F
AD9432 AD-AD9432_09 Datasheet
517Kb / 16P
   12-Bit, 80 MSPS/105 MSPS ADC
Rev. F
AD9432 AD-AD9432_17 Datasheet
441Kb / 17P
   12-Bit, 80 MSPS/105 MSPS ADC
logo
Integrated Device Techn...
ADC1613D IDT-ADC1613D Datasheet
656Kb / 41P
   Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
logo
NXP Semiconductors
ADC1613D NXP-ADC1613D Datasheet
389Kb / 43P
   Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
Rev. 02-23 April 2010
ADC1613D NXP-ADC1613D_11 Datasheet
622Kb / 43P
   Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
Rev. 3-9 February 2011
logo
Integrated Device Techn...
ADC1613S IDT-ADC1613S Datasheet
705Kb / 37P
   Single 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com