AD9460_15 datasheet(8/32 Pages) AD

Part #	AD9460

Description	16-Bit, 80 MSPS/105 MSPS ADC

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

8 / 32 page

AD9460

Rev. 0 | Page 8 of 32

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

74

D10+

73

D10–

72

D9+

69

D8–

70

D8+

71

D9–

75

DRGND

68

DCO+

67

DCO–

66

D7+

64

DRVDD

63

DRGND

62

D6+

61

D6–

60

D5+

59

D5–

58

D4+

57

D4–

56

D3+

55

D3–

54

D2+

53

D2–

52

D1+

51

D1–

65

D7–

PIN 1

DNC = DO NOT CONNECT

100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76

26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

2

DNC

3

OUTPUT MODE

4

DFS

7

SENSE

6

AVDD1

5

LVDS_BIAS

1

DCS MODE

8

VREF

9

AGND

10

REFT

12

AVDD2

13

AVDD2

14

AVDD2

15

AVDD2

16

AVDD2

17

AVDD2

18

AVDD1

19

AVDD1

20

AVDD1

21

AGND

22

VIN+

23

VIN–

24

AGND

25

AVDD2

11

REFB

AD9460

LVDS MODE

TOP VIEW

(Not to Scale)

Figure 4. 100-Lead TQFP_EP Pin Configuration in LVDS Mode

Table 7. Pin Function Descriptions—100-Lead TQFP_EP in LVDS Mode

Pin No.

Mnemonic

Description

1

DCS MODE

Clock Duty Cycle Stabilizer (DCS) Control Pin. CMOS compatible.

DCS = low (AGND) to enable DCS (recommended).

DCS = high (AVDD1) to disable DCS.

2

DNC

Do Not Connect. This pin should float.

3

OUTPUT MODE

CMOS-Compatible Output Logic Mode Control Pin.

OUTPUT MODE = 0 for CMOS mode.

OUTPUT MODE = 1 (AVDD1) for LVDS outputs.

4

DFS

Data Format Select Pin. CMOS control pin that determines the format of the output data.

DFS = high (AVDD1) for twos complement

DFS = low (ground) for offset binary format.

5

LVDS_BIAS

Set Pin for LVDS Output Current. Place a 3.7 kΩ resistor terminated to DRGND.

6, 18 to 20, 32 to 34, 36, 38,

43 to 45, 92 to 97

AVDD1

3.3 V (±5%) Analog Supply.

7

SENSE

Reference Mode Selection. Connect to AGND for internal 1.7 V reference (3.4 V p-p analog

input range); connect to AVDD1 for external reference.

8

VREF

1.7 V Reference I/O. The function is dependent on the SENSE pin and external

programming resistors. Decouple to ground with 0.1 μF and 10 μF capacitors.

9, 21, 24, 39, 42, 46, 91, 98,

99, Exposed Heat Sink

AGND

Analog Ground. The exposed heat sink on the bottom of the package must be connected

to AGND.

Similar Part No. - AD9460_15

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9460-105EB-BB	902Kb / 28P	High Speed ADC USB FIFO Evaluation Kit REV. 0
	AD9460-105EB-IF	902Kb / 28P	High Speed ADC USB FIFO Evaluation Kit REV. 0
	AD9460-105LVDS/PCB	1Mb / 32P	16-Bit, 80 MSPS/105 MSPS ADC REV. 0
	AD9460-105LVDS/PCB	1Mb / 33P	16-Bit, 80 MSPS/105 MSPS ADC
	AD9460	1Mb / 33P	16-Bit, 80 MSPS/105 MSPS ADC

More results

Similar Description - AD9460_15

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9460	1Mb / 33P	16-Bit, 80 MSPS/105 MSPS ADC
	AD9460	1Mb / 32P	16-Bit, 80 MSPS/105 MSPS ADC REV. 0
	AD9432BSQZ-80	517Kb / 16P	12-Bit, 80 MSPS/105 MSPS ADC Rev. E
	AD9432	517Kb / 16P	12-Bit, 80 MSPS/105 MSPS ADC Rev. F
	AD9432	517Kb / 16P	12-Bit, 80 MSPS/105 MSPS ADC Rev. F
	AD9432	441Kb / 17P	12-Bit, 80 MSPS/105 MSPS ADC
Integrated Device Techn...	ADC1613D	656Kb / 41P	Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
NXP Semiconductors	ADC1613D	389Kb / 43P	Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface Rev. 02-23 April 2010
NXP Semiconductors	ADC1613D	622Kb / 43P	Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface Rev. 3-9 February 2011
Integrated Device Techn...	ADC1613S	705Kb / 37P	Single 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface

More results

AD9460 Datasheet(PDF) 8 Page - Analog Devices

AD9460 Datasheet(HTML) 8 Page - Analog Devices

Similar Part No. - AD9460_15

Similar Description - AD9460_15

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL