AD9460_15 datasheet(5/32 Pages) AD

Part #	AD9460

Description	16-Bit, 80 MSPS/105 MSPS ADC

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

5 / 32 page

AD9460

Rev. 0 | Page 5 of 32

DIGITAL SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, RLVDS_BIAS = 3.74 kΩ, unless otherwise noted.

Table 3.

AD9460BSVZ-80/105

Parameter

Temp

Min

Typ

Max

Unit

CMOS LOGIC INPUTS (DFS, DCS MODE, OUTPUT MODE)

High Level Input Voltage

Full

2.0

V

Low Level Input Voltage

Full

0.8

V

High Level Input Current

Full

200

μA

Low Level Input Current

Full

−10

+10

μA

Input Capacitance

Full

2

pF

DIGITAL OUTPUT BITS—CMOS MODE (D0 to D15, OTR)1

DRVDD = 3.3 V

High Level Output Voltage

Full

3.25

V

Low Level Output Voltage

Full

0.2

V

DIGITAL OUTPUT BITS—LVDS MODE (D0 to D15, OTR)

VOD Differential Output Voltage2

Full

247

545

mV

VOS Output Offset Voltage

Full

1.125

1.375

V

CLOCK INPUTS (CLK+, CLK−)

Differential Input Voltage

Full

0.2

V

Common-Mode Voltage

Full

1.3

1.5

1.6

V

Input Resistance

Full

1.1

1.4

1.7

kΩ

Input Capacitance

Full

2

pF

1 Output voltage levels measured with 5 pF load on each output.

2 LVDS RTERM = 100 Ω.

SWITCHING SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, unless otherwise noted.

Table 4.

AD9460BSVZ-80

AD9460BSVZ-105

Parameter

Temp

Min

Typ

Max

Min

Typ

Max

Unit

CLOCK INPUT PARAMETERS

Maximum Conversion Rate

Full

80

105

MSPS

Minimum Conversion Rate

Full

1

MSPS

CLK Period

Full

12.5

9.5

ns

CLK Pulse Width High1 (tCLKH)

Full

5.0

3.8

ns

CLK Pulse Width Low1 (tCLKL)

Full

5.0

3.8

ns

DATA OUTPUT PARAMETERS

Output Propagation Delay—CMOS (tPD)2 (Dx, DCO+)

Full

3.35

ns

Output Propagation Delay—LVDS (tPD)3 (Dx+), (tCPD)3 (DCO+)

Full

2.3

3.6

4.8

2.3

3.6

4.8

ns

Pipeline Delay (Latency)

Full

13

cycles

Aperture Delay (tA)

Full

ns

Aperture Uncertainty (Jitter, tJ)

Full

60

fs, rms

1 With duty cycle stabilizer (DCS) enabled.

2 Output propagation delay is measured from clock 50% transition to data 50% transition with 5 pF load.

3 LVDS RTERM = 100 Ω. Measured from the 50% point of the rising edge of CLK+ to the 50% point of the data transition.

Similar Part No. - AD9460_15

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9460-105EB-BB	902Kb / 28P	High Speed ADC USB FIFO Evaluation Kit REV. 0
	AD9460-105EB-IF	902Kb / 28P	High Speed ADC USB FIFO Evaluation Kit REV. 0
	AD9460-105LVDS/PCB	1Mb / 32P	16-Bit, 80 MSPS/105 MSPS ADC REV. 0
	AD9460-105LVDS/PCB	1Mb / 33P	16-Bit, 80 MSPS/105 MSPS ADC
	AD9460	1Mb / 33P	16-Bit, 80 MSPS/105 MSPS ADC

More results

Similar Description - AD9460_15

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9460	1Mb / 33P	16-Bit, 80 MSPS/105 MSPS ADC
	AD9460	1Mb / 32P	16-Bit, 80 MSPS/105 MSPS ADC REV. 0
	AD9432BSQZ-80	517Kb / 16P	12-Bit, 80 MSPS/105 MSPS ADC Rev. E
	AD9432	517Kb / 16P	12-Bit, 80 MSPS/105 MSPS ADC Rev. F
	AD9432	517Kb / 16P	12-Bit, 80 MSPS/105 MSPS ADC Rev. F
	AD9432	441Kb / 17P	12-Bit, 80 MSPS/105 MSPS ADC
Integrated Device Techn...	ADC1613D	656Kb / 41P	Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
NXP Semiconductors	ADC1613D	389Kb / 43P	Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface Rev. 02-23 April 2010
NXP Semiconductors	ADC1613D	622Kb / 43P	Dual 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface Rev. 3-9 February 2011
Integrated Device Techn...	ADC1613S	705Kb / 37P	Single 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface

More results

AD9460 Datasheet(PDF) 5 Page - Analog Devices

AD9460 Datasheet(HTML) 5 Page - Analog Devices

Similar Part No. - AD9460_15

Similar Description - AD9460_15

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL