Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD8145 Datasheet(PDF) 18 Page - Analog Devices

Part # AD8145
Description  High Speed, Triple Differential Receiver with Comparators
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8145 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD8145_15 Datasheet HTML 14Page - Analog Devices AD8145_15 Datasheet HTML 15Page - Analog Devices AD8145_15 Datasheet HTML 16Page - Analog Devices AD8145_15 Datasheet HTML 17Page - Analog Devices AD8145_15 Datasheet HTML 18Page - Analog Devices AD8145_15 Datasheet HTML 19Page - Analog Devices AD8145_15 Datasheet HTML 20Page - Analog Devices AD8145_15 Datasheet HTML 21Page - Analog Devices AD8145_15 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
AD8145
Rev. A | Page 18 of 24
Figure 41 shows a specific example of external common-mode
clamping.
GAIN
REF
R
R
0.01µF
0.01µF
+5V
–5V
C
OUT
VOUT
V+
V+
V–
V–
3
2
1
3
2
1
VIN
+
RT
RS
RS
HBAT-540C
HBAT-540C
Figure 41. External Common-Mode Clamping
The series resistances, RS, limit the current in each leg, and the
Schottky diodes limit the voltages on each input to approximately
0.3 V to 0.4 V over the positive power supply, V+, and to 0.3 V
to 0.4 V below the negative power supply, V−. The required
signal bandwidth, the line impedance, and the effective
differential capacitance due to the AD8145 inputs and the
diodes determine the maximum RS value.
As with the differential clamp, the series resistors should be
highly matched in value to preserve high frequency CMRR.
PCB LAYOUT CONSIDERATIONS
The two most important issues with regard to PCB layout are
minimizing parasitic signal trace reactances in the feedback
network and providing sufficient thermal relief.
Excessive parasitic reactances in the feedback network cause
excessive peaking in the frequency response of the amplifier
and excessive overshoot in its step response due to a reduction
in phase margin. Oscillation occurs when these parasitic
reactances are increased to a critical point where the phase margin
is reduced to zero. Minimizing these reactances is important to
obtain optimal performance from the AD8145. General high
speed layout practices should be adhered to when applying the
AD8145. Controlled impedance transmission lines are required
for incoming and outgoing signals, referenced to a ground plane.
Typically, the input signals are received over 100 Ω differential
transmission lines. A 100 Ω differential transmission line is readily
realized on the PCB using two well-matched, closely-spaced,
50 Ω single-ended traces that are coupled through the ground
plane. The traces that carry the single-ended output signals are
most often 75 Ω for video signals. Output signal connections
should include series termination resistors that are matched to
the impedance of the line they are driving. When driving high
impedance loads over very short traces, impedance matching is
not required. In these cases, small series resistors should be used to
buffer the capacitance presented by the load.
Broadband power supply decoupling networks should be placed
as close as possible to the supply pins. Small surface-mount ceramic
capacitors are recommended for these networks, and tantalum
capacitors are recommended for bulk supply decoupling.
Minimizing Parasitic Feedback Reactances
Parasitic trace capacitance and inductance are both reduced in
the unity-gain configuration when the feedback trace that connects
the OUT_x pin to the GAIN_x pin is reduced in length. Removing
the copper from the planes below the trace reduces trace capacitance,
but increases trace inductance, because the loop area formed by
the trace and ground plane is increased. A reasonable compromise
that works well is to void all copper directly under the feedback
trace and component pads with margins on each side approximately
equal to one trace width. Combining this technique with minimizing
trace length is effective in keeping parasitic trace reactance in
the unity-gain feedback loop to a minimum.
Maximizing Heat Removal
A square array of thermal vias works well to connect the exposed
paddle to internal ground planes. The vias should be placed
inside the PCB pad that is soldered to the exposed paddle and
should connect to all ground planes.
The AD8145 includes ground connections on its corner pins.
These pins can be used to provide additional heat removal from
the AD8145 by connecting them between the PCB pad that is
soldered to the exposed paddle and a ground plane on the
component side of the board. This layout technique lowers the
overall package thermal resistance. Use of this technique is not
required, but it does result in a lower junction temperature. Designs
must often conform to Design for Manufacturing (DFM) rules
that stipulate how to lay out PCBs in such a way as to facilitate
the manufacturing process. Some of these rules require thermal
relief on pads that connect to planes, and the rules may limit the
extent to which this technique can be used.


Similar Part No. - AD8145_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD8145WYCPZ-R7 AD-AD8145WYCPZ-R7 Datasheet
464Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. A
AD8145WYCPZ-R72 AD-AD8145WYCPZ-R72 Datasheet
464Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. A
AD8145YCPZ-R2 AD-AD8145YCPZ-R2 Datasheet
584Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. 0
AD8145YCPZ-R2 AD-AD8145YCPZ-R2 Datasheet
464Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. A
AD8145YCPZ-R7 AD-AD8145YCPZ-R7 Datasheet
584Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. 0
More results

Similar Description - AD8145_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD8143 AD-AD8143_16 Datasheet
639Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
AD8143 AD-AD8143_15 Datasheet
575Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. 0
AD8143 AD-AD8143 Datasheet
577Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. 0
AD8145 AD-AD8145 Datasheet
584Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. 0
AD8145WYCPZ-R7 AD-AD8145WYCPZ-R7 Datasheet
464Kb / 24P
   High Speed, Triple Differential Receiver with Comparators
REV. A
logo
National Semiconductor ...
LM161 NSC-LM161 Datasheet
271Kb / 10P
   High Speed Differential Comparators
logo
Texas Instruments
LM161 TI1-LM161_15 Datasheet
988Kb / 16P
[Old version datasheet]   High Speed Differential Comparators
logo
Analog Devices
AD8122 AD-AD8122 Datasheet
402Kb / 13P
   Triple Differential Receiver
Rev. PrC
logo
Texas Instruments
SN65LVDS33-EP TI1-SN65LVDS33-EP Datasheet
618Kb / 23P
[Old version datasheet]   HIGH-SPEED DIFFERENTIAL RECEIVER
SN55LVDS33-SP TI1-SN55LVDS33-SP Datasheet
252Kb / 20P
[Old version datasheet]   HIGH-SPEED DIFFERENTIAL RECEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com