 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
S80C186EC20 Datasheet(PDF) 10 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
S80C186EC20 Datasheet(HTML) 10 Page - Intel Corporation |
|
|
10 / 57 page  80C186EC188EC 80L186EC188EC Table 2 Pin Descriptions Pin Name Pin Input Output Pin Description Type Type States VCC P POWER a 5V g10% power supply connection VSS G GROUND CLKIN I A(E) CLocK INput is the external clock input An external oscillator operating at two times the required processor operating frequency can be connected to CLKIN For crystal operation CLKIN (along with OSCOUT) are the crystal connections to an internal Pierce oscillator OSCOUT O H(Q) OSCillator OUTput is only used when using a crystal to generate the internal clock OSCOUT (along with CLKIN) R(Q) are the crystal connections to an internal Pierce oscillator I(Q) This pin can not be used as 2X clock output for non- P(X) crystal applications (ie this pin is not connected for non- crystal applications) CLKOUT O H(Q) CLocK OUTput provides a timing reference for inputs and outputs of the processor and is one-half the input clock R(Q) (CLKIN) frequency CLKOUT has a 50% duty cycle and I(Q) transitions every falling edge of CLKIN P(X) RESIN I A(L) RESet IN causes the processor to immediately terminate any bus cycle in progress and assume an initialized state All pins will be driven to a known state and RESOUT will also be driven active The rising edge (low-to-high) transition synchronizes CLKOUT with CLKIN before the processor begins fetching opcodes at memory location 0FFFF0H RESOUT O H(0) RESet OUTput that indicates the processor is currently in the reset state RESOUT will remain active as long as R(1) RESIN remains active I(0) P(0) PDTMR IO A(L) H(WH) Power-Down TiMeR pin (normally connected to an external capacitor) that determines the amount of time the R(Z) processors waits after an exit from Powerdown before P(WH) resuming normal operation The duration of time required I(WH) will depend on the startup characteristics of the crystal oscillator NMI I A(E) Non-Maskable Interrupt input causes a TYPE-2 interrupt to be serviced by the CPU NMI is latched internally TEST BUSY I A(E) TEST is used during the execution of the WAIT instruction to suspend CPU operation until the pin is sampled active (TEST) (LOW) TEST is alternately known as BUSY when interfacing with an 80C187 numerics coprocessor (80C186EC only) A19S6ONCE IO A(L) H(Z) This pin drives address bit 19 during the address phase of the bus cycle During T2 and T3 this pin functions as R(WH) status bit 6 S6 is low to indicate CPU bus cycles and high I(0) to indicate DMA or refresh bus cycles During a processor P(0) reset (RESIN active) this pin becomes the ONCE input pin Holding this pin low during reset will force the part into ONCE Mode NOTE Pin names in parentheses apply to the 80C188EC80L188EC 10 |
Similar Part No. - S80C186EC20 |
|
Similar Description - S80C186EC20 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
