Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72132 Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT72132
Description  CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9 4096 x 9
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72132 Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT72132 Datasheet HTML 1Page - Integrated Device Technology IDT72132 Datasheet HTML 2Page - Integrated Device Technology IDT72132 Datasheet HTML 3Page - Integrated Device Technology IDT72132 Datasheet HTML 4Page - Integrated Device Technology IDT72132 Datasheet HTML 5Page - Integrated Device Technology IDT72132 Datasheet HTML 6Page - Integrated Device Technology IDT72132 Datasheet HTML 7Page - Integrated Device Technology IDT72132 Datasheet HTML 8Page - Integrated Device Technology IDT72132 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
5.36
2
IDT72132, IDT72142
CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9 AND 4096 x 9
COMMERCIAL TEMPERATURE RANGES
PIN DESCRIPTIONS
Symbol
Name
I/O
Description
SI
Serial Input
I
Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input
(SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
RS
Reset
I
When
RS is set LOW, internal READ and WRITE pointers are set to the first location of the
RAM array.
HF and FF go HIGH, and AEF, and EF go LOW. A reset is required before an initial
WRITE after power-up.
R must be HIGH during an RS cycle.
NW
Next Write
I
To program the Serial In word width , connect
NW with one of the Data Set pins (D7, D8).
SICP
Serial Input Clock
I
Serial data is read into the serial input register on the rising edge of SICP. In both Depth and
Serial Word Width Expansion modes, all of the SICP pins are tied together.
R
Read
I
When READ is LOW, data can be read from the RAM array sequentially, independent of SICP.
In order for READ to be active,
EF must be HIGH. When the FIFO is empty (EF-LOW), the
internal READ operation is blocked and Q0-Q8 are in a high impedance condition.
FL/RT
First Load/
I
This is a dual-purpose input. In the single device configuration (
XI grounded), activating
retransmit (
FL/RT-LOW) will set the internal READ pointer to the first location. There is no
effect on the WRITE pointer.
R must be HIGH and SICP must be LOW before setting FL/RT
LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration,
FL/RT grounded indicates the first activated device.
XI
Expansion In
I
In the single device configuration,
XI is grounded. In depth expansion or daisy chain
expansion,
XI is connected to XO (expansion out) of the previous device.
SIX
Serial Input
I
In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin
of all other devices is connected to the D7 or D8 pin of the previous device. For single device
operation, SIX is tied HIGH.
OE
Output Enable
I
When
OE is set LOW, the parallel output buffers receive data from the RAM array. When OE
is set HIGH, parallel three state buffers inhibit data flow.
Q0–Q8
Output Data
O
Data outputs for 9-bit wide data.
FF
Full Flag
O
When
FF goes LOW, the device is full and data must not be clocked by SICP. When FF is
HIGH, the device is not full. See the diagram on page 7 for more details.
EF
Empty Flag
O
When
EF goes LOW, the device is empty and further READ operations are inhibited. When
EF is HIGH, the device is not empty.
AEF
Almost-Empty/
O
When
AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH,
the device is greater than 1/8 full, but less than 7/8 full.
XO/HF
Expansion Out/
O
This is a dual-purpose output. In the single device configuration (
XI grounded), the device is
more than half full when
HF is LOW. In the depth expansion configuration (XO connected to
XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array
is filled.
D7, D8
Data Set
O
The appropriate Data Set pin (D7, D8 ) is connected to
NW to program the Serial In data word
width. For example: D7 -
NW programs a 8-bit word width, D8 - NW programs a 9-bit word
width, etc.
VCC
Power Supply
Single Power Supply of 5V.
GND
Ground
Three grounds at 0V.
2752 tbl 01
Retransmit
Expansion
Half-Full Flag
Almost-Full Flag
STATUS FLAGS
Number of Words in FIFO
IDT72132
IDT72142
FF
AEF
HF
EF
00
H
L
H
L
1-255
1-511
H
L
H
H
256-1024
512-2048
H
H
H
H
1025-1792
2049-3584
H
H
L
H
1793-2047
3585-4095
H
L
L
H
2048
4096
L
L
L
H
2752 tbl 02


Similar Part No. - IDT72132

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72131 IDT-IDT72131 Datasheet
126Kb / 13P
   CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
IDT72131L35P IDT-IDT72131L35P Datasheet
126Kb / 13P
   CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
IDT72131L50P IDT-IDT72131L50P Datasheet
126Kb / 13P
   CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
More results

Similar Description - IDT72132

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72131 IDT-IDT72131 Datasheet
126Kb / 13P
   CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
IDT72103 IDT-IDT72103 Datasheet
314Kb / 31P
   CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9
IDT7203 IDT-IDT7203 Datasheet
147Kb / 14P
   CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
logo
Sharp Corporation
LH540204 SHARP-LH540204 Datasheet
156Kb / 18P
   CMOS 4096 x 9 Asynchronous FIFO
LH540203 SHARP-LH540203 Datasheet
156Kb / 17P
   CMOS 2048 x 9 Asynchronous FIFO
logo
Integrated Device Techn...
IDT72421 IDT-IDT72421 Datasheet
196Kb / 14P
   CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
logo
Sharp Corporation
LH5493 SHARP-LH5493 Datasheet
839Kb / 16P
   4K x 9 Parallel-to Serial FIFO
logo
List of Unclassifed Man...
HM63921 ETC-HM63921 Datasheet
17Kb / 2P
   2048-word x 9-bit CMOS Parallel In-Out FIFO Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com