 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AT45DB011D Datasheet(PDF) 31 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AT45DB011D Datasheet(HTML) 31 Page - List of Unclassifed Manufacturers |
|
|
31 / 51 page  31 3639J–DFLASH–11/2012 AT45DB011D 16. Power-on/Reset State When power is first applied to the device, or when recovering from a reset condition, the device will default to Mode 3. In addition, the output pin (SO) will be in a high impedance state, and a high-to-low transition on the CS pin will be required to start a valid instruction. The mode (Mode 3 or Mode 0) will be automatically selected on every falling edge of CS by sampling the inactive clock state. 16.1 Initial Power-up/Reset Timing Restrictions At power up, the device must not be selected until the supply voltage reaches the V CC (min.) and further delay of t VCSL. During power-up, the internal Power-on Reset circuitry keeps the device in reset mode until the V CC rises above the Power-on Reset threshold value (VPOR). At this time, all operations are disabled and the device does not respond to any commands. After power up is applied and the V CC is at the minimum operating voltage VCC (min.), the tVCSL delay is required before the device can be selected in order to perform a read operation. Similarly, the t PUW delay is required after the VCC rises above the Power-on Reset threshold value (V POR) before the device can perform a write (Program or Erase) operation. After initial power-up, the device will default in Standby mode. Table 16-1. Programming the Configuration Register 17. System Considerations The RapidS serial interface is controlled by the clock SCK, serial input SI and chip select CS pins. These signals must rise and fall monotonically and be free from noise. Excessive noise or ringing on these pins can be misinterpreted as multiple edges and cause improper operation of the device. The PC board traces must be kept to a minimum distance or appropriately termi- nated to ensure proper operation. If necessary, decoupling capacitors can be added on these pins to provide filtering against noise glitches. As system complexity continues to increase, voltage regulation is becoming more important. A key element of any voltage regulation scheme is its current sourcing capability. Like all Flash memories, the peak current for DataFlash occur during the programming and erase operation. The regulator needs to supply this peak current requirement. An under specified regulator can cause current starvation. Besides increasing system noise, current starvation during program- ming or erase can lead to improper operation and possible data corruption. Symbol Parameter Min Typ Max Units t VCSL V CC (min.) to Chip Select low 1 ms t PUW Power-Up Device Delay before Write Allowed 20 ms V POR Power-On Reset Voltage 1.5 2.5 V |
Similar Part No. - AT45DB011D_12 |
|
Similar Description - AT45DB011D_12 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
