 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
S80L186EB16 Datasheet(PDF) 35 Page - InnovASIC, Inc |
|
|
|||||||||||||||||||||||||||||
S80L186EB16 Datasheet(HTML) 35 Page - InnovASIC, Inc |
|
|
35 / 85 page  IA186EB/IA188EB Data Sheet 8-Bit/16-Bit Microcontrollers July 10, 2011 IA211080314-13 http://www.Innovasic.com UNCONTROLLED WHEN PRINTED OR COPIED Customer Support: Page 35 of 85 1-888-824-4184 Table 8. IA188EB Pin/Signal Descriptions (Continued) Signal Pin Description Name PLCC LQFP PQFP bclk1 p2.2/bclk1 59 46 9 baud clock, Serial Port 1. Input. The bclk1 pin can be used to provide an alternate clock source for Serial Port 1. The input clock rate cannot be greater than one-half the operating frequency of the IA188EB. clkin clkin 41 28 71 clock input. Input. The clkin pin is the input connection for an external clock. An external oscillator, operating at two times the required processor operating frequency, can be connected to this pin. If a crystal is used to supply the clock, it is connected between the clkin pin and the oscout pin (see oscout table entry). When a crystal is connected, it drives an internal Pierce oscillator to the IA188EB. clkout clkout 44 31 74 clock output. Output. The clkout pin provides a timing reference for inputs and outputs of the IA188EB. This clock output is one-half the input clock (clkin) frequency. The clkout signal has a 50% duty cycle, transitioning every falling edge of clkin. cts0_n cts0_n 51 38 1 clear to send, Serial Port 0. Input. Active Low. When this input is high (i.e., not asserted), data transmission from Serial Port 0 is inhibited. When the signal is asserted (low), data transmission is permitted. cts1_n p2.4/cts1_n 56 43 6 clear to send, Serial Port 1. Input. Active Low. When this input is high (i.e., not asserted), data transmission from Serial Port 1 is inhibited. When the signal is asserted (low), data transmission is permitted. den_n den_n 11 80 43 data enable. Output. Active Low. This signal is used to enable of bidirectional transceivers in a buffered system. The den_n signal is asserted (low) only when data are to be transferred on the bus. dt/r_n dt/r_n 16 NA NA data transmit/receive. Output. This signal is used to control the direction of data flow for bidirectional buffers in a buffered system. When dt/r_n is high, the direction indicated is transmit; when dt/t_n is low, the direction indicated is receive. |
Similar Part No. - S80L186EB16 |
|
Similar Description - S80L186EB16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
