![]() |
Electronic Components Datasheet Search |
|
S80L186EB16 Datasheet(PDF) 33 Page - InnovASIC, Inc |
|
|
S80L186EB16 Datasheet(HTML) 33 Page - InnovASIC, Inc |
33 / 85 page ![]() IA186EB/IA188EB Data Sheet 8-Bit/16-Bit Microcontrollers July 10, 2011 IA211080314-13 http://www.Innovasic.com UNCONTROLLED WHEN PRINTED OR COPIED Customer Support: Page 33 of 85 1-888-824-4184 Table 7. IA186EB Pin/Signal Descriptions (Continued) Signal Pin Description Name PLCC LQFP PQFP t1out t1out 47 34 77 timer 1 output. Output. Depending on the Timer Mode programmed for Timer 1, this output can provide a single clock or a continuous waveform. test_n test_n/busy 14 3 46 test. Input. Active Low. When the test_n input is high (i.e., not asserted), it causes the IA186EB to suspend operation during the execution of the WAIT instruction. Operation resumes when the pin is sampled low (asserted). txd0 txd0 52 39 2 Transmit (tx) data, Serial Port 0. Output. This pin is the serial data output for Serial Port 0. During synchronous serial communications, txd0 becomes the transmit clock (rxd0 functions as an output for data transmission). txd1 p2.1/txd1 58 45 8 Transmit (tx) data, Serial Port 1. Output. This pin is the serial data output for Serial Port 1. During synchronous serial communications, txd1 becomes the transmit clock (rxd1 functions as an output for data transmission). ucs_n ucs_n 30 18 61 upper chip select. Output. Active Low. This pin provides a chip select signal that will be asserted (low) whenever the address of a memory bus cycle is within the address space programmed for that output. vcc vcc 1, 23, 42, 64 11, 29, 50, 71 13, 34, 54, 72 Power (vcc). This pin provides power for the IA186EB device. It must be connected to a +5V DC power source. vss vss 2, 22, 43, 63, 65, 84 10, 30, 49, 51, 70, 72 12, 14, 33, 35, 53, 73 Ground (vss). This pin provides the digital ground (0V) for the IA186EB. It must be connected to a vss board plane. wr_n wr_n 5 74 37 write. Output. Active Low. When asserted (low), wr_n indicates that data available on the data bus are to be latched into the accessed memory or I/O device. |
Similar Part No. - S80L186EB16 |
|
Similar Description - S80L186EB16 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |