Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PIC18F2680ISOSQTP Datasheet(PDF) 389 Page - Microchip Technology

Part # PIC18F2680ISOSQTP
Description  28/40/44-Pin Enhanced Flash Microcontrollers with ECAN??Technology, 10-Bit A/D and nanoWatt Technology
PDF  482 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F2680ISOSQTP Datasheet(HTML) 389 Page - Microchip Technology

Back Button PIC18F2680ISOSQTP Datasheet HTML 385Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 386Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 387Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 388Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 389Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 390Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 391Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 392Page - Microchip Technology PIC18F2680ISOSQTP Datasheet HTML 393Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 389 / 482 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS39625C-page 387
PIC18F2585/2680/4585/4680
MOVLW
Move Literal to W
Syntax:
MOVLW k
Operands:
0
≤ k ≤ 255
Operation:
k
→ W
Status Affected:
None
Encoding:
0000
1110
kkkk
kkkk
Description:
The eight-bit literal ‘k’ is loaded into W.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
literal ‘k’
Process
Data
Write to W
Example:
MOVLW
5Ah
After Instruction
W=
5Ah
MOVWF
Move W to f
Syntax:
MOVWF
f {,a}
Operands:
0
≤ f ≤ 255
a
∈ [0,1]
Operation:
(W)
→ f
Status Affected:
None
Encoding:
0110
111a
ffff
ffff
Description:
Move data from W to register ‘f’.
Location ‘f’ can be anywhere in the
256-byte bank.
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank (default).
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f
≤ 95 (5Fh). See
Section 25.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode” for details.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register ‘f’
Process
Data
Write
register ‘f’
Example:
MOVWF
REG, 0
Before Instruction
W=
4Fh
REG
=
FFh
After Instruction
W=
4Fh
REG
=
4Fh



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com