Electronic Components Datasheet Search |
|
DAC8532IDGKG4 Datasheet(PDF) 13 Page - Texas Instruments |
|
|
DAC8532IDGKG4 Datasheet(HTML) 13 Page - Texas Instruments |
13 / 23 page 13 DAC8532 SBAS246A www.ti.com OPERATION EXAMPLES Example 1: Write to Data Buffer A; Write to Data Buffer B; Load DACA and DACB Simultaneously • 1st—Write to Data Buffer A: • 2nd—Write to Data Buffer B and Load DAC A and DAC B simultaneously: Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0000 X 000 D15 ..... D1 D0 The DACA and DACB analog outputs simultaneously settle to the specified values upon completion of the 2nd write sequence. (The “Load” command moves the digital data from the data buffer to the DAC register at which time the conversion takes place and the analog output is updated. “Completion” occurs on the 24th falling SCLK edge after SYNC LOW.) Example 2: Load New Data to DACA and DACB Sequentially • 1st—Write to Data Buffer A and Load DAC A: DACA output settles to specified value on completion: Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0011 X 100 D15 ..... D1 D0 • 2nd—Write to Data Buffer B and Load DAC B: DACB output settles to specified value on completion: Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0001 X 000 D15 ..... D1 D0 After completion of the 1st write cycle, the DACA analog output settles to the voltage specified; upon completion of write cycle 2, the DACB analog output settles. Example 3: Power-Down DACA to 1k Ω and Power-Down DACB to 100kΩ Simultaneously • 1st—Write power-down command to Data Buffer A: Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0010 X 100 D15 ..... D1 D0 • 2nd—Write power-down command to Data Buffer B and Load DACA and DACB simultaneously: Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0000 X 001 Don’t Care Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0011 X 110 Don’t Care The DACA and DACB analog outputs simultaneously power-down to each respective specified mode upon completion of the 2nd write sequence. Example 4: Power-Down DACA and DACB to High Impedance Sequentially: • 1st—Write power-down command to Data Buffer A and Load DAC A: DAC A output = High-Z: Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0001 X 011 Don’t Care Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 ...... DB1 DB0 0010 X 111 Don’t Care • 2nd—Write power-down command to Data Buffer B and Load DAC B: DAC B output = High-Z: The DACA and DACB analog outputs sequentially power-down to high impedance upon completion of the 1st and 2nd write sequences, respectively. |
Similar Part No. - DAC8532IDGKG4 |
|
Similar Description - DAC8532IDGKG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |