W9751G6KB-25 datasheet(28/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

28 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 28 -

Revision A04

Auto-precharge is also implemented during Write commands. The precharge operation engaged by

the Auto-precharge command will not begin until the last data of the burst write sequence is properly

stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read

cycles (dependent upon CAS Latency) thus improving system performance for random data access.

The RAS lockout circuit internally delays the Precharge operation until the array restore operation

has been completed (tRAS satisfied) so that the Auto-precharge command may be issued with any

read or write command.

8.7.1

Burst read with Auto-precharge

If A10 is HIGH when a Read Command is issued, the Read with Auto-precharge function is engaged.

The DDR2 SDRAM starts an Auto-precharge operation on the rising edge which is (AL + BL/2) cycles

later from the Read with AP command if tRAS(min) and tRTP(min) are satisfied. (Example timing

waveform refer to 11.22 Burst read operation with Auto-precharge diagram in Chapter 11)

If tRAS(min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until

tRAS(min) is satisfied.

If tRTP(min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until

tRTP(min) is satisfied.

In case the internal precharge is pushed out by tRTP, tRP starts at the point where tRTP ends (not at the

next rising clock edge after this event). So for BL = 4 the minimum time from Read with Auto-

precharge to the next Activate command becomes AL + RU{ (tRTP + tRP) / tCK(avg) } (Example timing

waveform refer to 11.23 Burst read operation with Auto-precharge diagram in Chapter 11.), for BL = 8

the time from Read with Auto-precharge to the next Activate command is AL + 2 + RU{ (tRTP + tRP) /

tCK(avg)

}, where RU stands for “rounded up to the next integer”. In any event internal precharge does

not start earlier than two clocks after the last 4-bit prefetch.

A new bank active command may be issued to the same bank if the following two conditions are

satisfied simultaneously.



The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-precharge

begins.



The RAS cycle time (tRC) from the previous bank activation has been satisfied.

(Example timing waveforms refer to 11.24 to 11.25 Burst read with Auto-precharge followed by an

activation to the same bank (tRC Limit) and (tRP Limit) diagram in Chapter 11)

8.7.2

Burst write with Auto-precharge

If A10 is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged.

The DDR2 SDRAM automatically begins precharge operation after the completion of the burst write

plus write recovery time (WR) programmed in the mode register. The bank undergoing Auto-

precharge from the completion of the write burst may be reactivated if the following two conditions are

satisfied.



The data-in to bank activate delay time (WR + tRP) has been satisfied.



The RAS cycle time (tRC) from the previous bank activation has been satisfied.

(Example timing waveforms refer to 11.26 to 11.27 Burst write with Auto-precharge (tRC Limit) and

(WR + tRP Limit) diagram in Chapter 11)

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 28 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 28 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL