W9751G6KB-25 datasheet(26/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

26 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 26 -

Revision A04

8.4.5

Write data mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR2 SDRAM,

consistent with the implementation on DDR1 SDRAM. It has identical timings on write operations as

the data bits, and though used in a unidirectional manner, is internally loaded identically to data bits to

insure matched system timing. DM is not used during read cycles. (Example timing waveform refer to

11.14 Write operation with Data Mask diagram in Chapter 11)

8.5

Burst Interrupt

Read or Write burst interruption is prohibited for burst length of 4 and only allowed for burst length of 8

under the following conditions:

1. Read burst of 8 can only be interrupted by another Read command. Read burst interruption by

Write or Precharge Command is prohibited.

2. Write burst of 8 can only be interrupted by another Write command. Write burst interruption by

Read or Precharge Command is prohibited.

3. Read burst interrupt must occur exactly two clocks after the previous Read command. Any other

Read burst interrupt timings are prohibited.

4. Write burst interrupt must occur exactly two clocks after the previous Write command. Any other

Write burst interrupt timings are prohibited.

5. Read or Write burst interruption is allowed to any bank inside the DDR2 SDRAM.

6. Read or Write burst with Auto-precharge enabled is not allowed to interrupt.

7. Read burst interruption is allowed by a Read with Auto-precharge command.

8. Write burst interruption is allowed by a Write with Auto-precharge command.

9. All command timings are referenced to burst length set in the mode register. They are not

referenced to the actual burst. For example below:



Minimum Read to Precharge timing is AL + BL/2 where BL is the burst length set in the

mode register and not the actual burst (which is shorter because of interrupt).



Minimum Write to Precharge timing is WL + BL/ 2 + tWR, where tWR starts with the rising

clock after the un-interrupted burst end and not from the end of the actual burst end.

(Example timing waveforms refer to 11.12 and 11.13 Burst read and write interrupt timing diagram in

Chapter 11)

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 26 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 26 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL