Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W9751G6KB-25 Datasheet(PDF) 12 Page - Winbond

Part # W9751G6KB-25
Description  Double Data Rate architecture: two data transfers per clock cycle
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9751G6KB-25 Datasheet(HTML) 12 Page - Winbond

Back Button W9751G6KB-25 Datasheet HTML 8Page - Winbond W9751G6KB-25 Datasheet HTML 9Page - Winbond W9751G6KB-25 Datasheet HTML 10Page - Winbond W9751G6KB-25 Datasheet HTML 11Page - Winbond W9751G6KB-25 Datasheet HTML 12Page - Winbond W9751G6KB-25 Datasheet HTML 13Page - Winbond W9751G6KB-25 Datasheet HTML 14Page - Winbond W9751G6KB-25 Datasheet HTML 15Page - Winbond W9751G6KB-25 Datasheet HTML 16Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 87 page
background image
W9751G6KB
Publication Release Date: Sep. 03, 2012
- 12 -
Revision A04
8.2.2.2
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power-up initialization,
and upon returning to normal operation after having the DLL disabled. The DLL is automatically
disabled when entering Self Refresh operation and is automatically re-enabled and reset upon exit of
Self Refresh operation. Any time the DLL is enabled (and subsequently reset), 200 clock cycles must
occur before a Read command can be issued to allow time for the internal clock to be synchronized
with the external clock. Failing to wait for synchronization to occur may result in a violation of the tAC
or tDQSCK parameters.
BA1
BA0
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
1
OCD program
BT
Rtt
Address Field
Extended Mode Register (1)
BA1
BA0
MRS mode
0
0
0
0
1
1
1
1
MR
EMR (1)
EMR (2)
EMR (3)
A6
A2
0
0
0
0
1
1
1
1
WR
Additive Latency
Qoff
0*
1
DQS
Rtt
D.I.C DLL
Rtt (nominal)
ODT Disabled
75 ohm
150 ohm
50 ohm*
2
0
A0
1
DLL Enable
Enable
Disable
OCD Calibration Program
OCD calibration mode exit; matain setting
Adjust mode*
3
OCD Calibration default*
4
Drive (1)
Drive (0)
A9
A8
A7
1
0
0
0
1
1
1
1
1
0
0
0
0
0
0
Driver impedance adjustment
A12
1
0
Output buffer enabled
Qoff (Optional)*
5
Output buffer disabled
A10
1
0
DQS
Enable
Disable
A10
(DQS Enable)
0 (Enable)
1 (Disable)
Strobe Function Matrix
DQS
DQS
DQS
DQS
DQS
Hi-z
Output driver
impedance control
Reduced
Normal
A1
0
1
A5
0
0
0
0
1
1
1
1
A4
0
0
1
1
0
0
1
1
A3
0
1
0
1
0
1
1
0
Latency
0
3
4
Reserved
1
2
Output Driver Impedance Control
Driver
size
100%
60%
Additive Latency
5
6
Notes:
1. A11 default is
“0” RDQS disabled.
2. Optional for DDR2-667, mandatory for DDR2-800 and DDR2-1066.
3. When Adjust mode is issued, AL from previously set value must be applied.
4. After setting to default, OCD calibration mode needs to be exited by setting A9-A7 to 000. Refer to the section 8.2.3 for
detailed information.
5. Output disabled - DQs, LDQS, LDQS , UDQS, UDQS . This feature is used in conjunction with DIMM IDD measurements
when IDDQ is not desired to be included.
Figure 3
– EMR (1)


Similar Part No. - W9751G6KB-25

ManufacturerPart #DatasheetDescription
logo
Winbond
W9751G6KB WINBOND-W9751G6KB Datasheet
1Mb / 87P
   8M ??4 BANKS ??16 BIT DDR2 SDRAM
logo
Microchip Technology
W9751G6KB25I MICROCHIP-W9751G6KB25I Datasheet
1Mb / 56P
   SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM
2021
More results

Similar Description - W9751G6KB-25

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com