W9751G6KB-25 datasheet(81/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

81 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 81 -

Revision A04

11.23

Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=4, tRTP

> 2clks)

NOP

Bank A

Activate

NOP

Post CAS

READA

NOP

T0

T1

T2

T3

T4

T5

T6

T7

CLK/CLK

CMD

DQS,

DQS

T8

tRTP

≥ AL + tRTP + tRP

AL = 1

CL = 3

RL = 4

NOP

Dout

A0

Dout

A1

Dout

A2

Dout

A3

DQ's

4-bit prefetch

Precharge begins here

tRP

A10 = 1

11.24

Burst read with Auto-precharge followed by an activation to the same

bank (tRC Limit): RL=5 (AL=2, CL=3, internal tRCD=3, BL=4, tRTP

≤ 2clks)

NOP

Post CAS

READA

Bank A

Activate

T0

T1

T2

T3

T4

T5

T6

T7

CLK/CLK

CMD

DQS,

DQS

T8

≥ tRAS min. (AL + BL/2)

AL = 2

CL = 3

RL = 5

NOP

Dout

A0

Dout

A1

Dout

A2

Dout

A3

DQ's

Auto-precharge begins

A10 = 1

≥ tRP

tRC min.

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 81 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 81 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL