W9751G6KB-25 datasheet(66/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

66 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 66 -

Revision A04

10.12

AC Input Test Conditions

CONDITION

SYMBOL

VALUE

UNIT

NOTES

Input reference voltage

VREF

0.5 x VDDQ

V

1

Input signal maximum peak to peak swing

VSWING(MAX)

1.0

V

1

Input signal minimum slew rate

SLEW

1.0

V/nS

2, 3

Notes:

1. Input waveform timing is referenced to the input signal crossing through the VIH/IL(ac) level applied to the device under test.

2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH(ac) min for rising edges and the

range from VREF to VIL(ac) max for falling edges as shown in the below figure.

3. AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to

VIL(ac) on the negative transitions.

10.13

Differential Input/Output AC Logic Levels

PARAMETER

SYM.

MIN.

MAX.

UNIT

NOTES

AC differential input voltage

VID (ac)

0.5

VDDQ + 0.6

V

1

AC differential cross point input voltage

VIX (ac)

0.5 x VDDQ - 0.175

0.5 x VDDQ + 0.175

V

2

AC differential cross point output voltage

VOX (ac)

0.5 x VDDQ - 0.125

0.5 x VDDQ + 0.125

V

3

Notes:

1. VID (ac) specifies the input differential voltage |VTR -VCP | required for switching, where VTR is the true input signal (such

as CLK, LDQS or UDQS) and VCP is the complementary input signal (such as

CLK , LDQS or UDQS ). The minimum

value is equal to VIH (ac) - VIL (ac).

2. The typical value of VIX (ac) is expected to be about 0.5 x VDDQ of the transmitting device and VIX (ac) is expected to track

variations in VDDQ. VIX (ac) indicates the voltage at which differential input signals must cross.

3. The typical value of VOX (ac) is expected to be about 0.5 x VDDQ of the transmitting device and VOX (ac) is expected to

track variations in VDDQ. VOX (ac) indicates the voltage at which differential output signals must cross.

ΔTF

ΔTR

VDDQ

VIH(ac) min

Falling Slew =

Rising Slew =

VIH(dc) min

VREF

VIL(dc) max

VIL(ac) max

VSS

VSWING(MAX)

VREF - VIL(ac) max

ΔTF

VIH(ac) min - VREF

ΔTR

VDDQ

VSSQ

VIX or VOX

VID

VTR

Crossing point

VCP

Figure 28

– AC input test signal and Differential signal levels waveform

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 66 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 66 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL