W9751G6KB-25 datasheet(51/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

51 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 51 -

Revision A04

30. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as 'input clock jitter spec

parameters'. The jitter specified is a random jitter meeting a Gaussian distribution.

Input clock-Jitter specifications parameters for DDR2-667, DDR2-800 and DDR2-1066

PARAMETER

SYMBOL

DDR2-667

DDR2-800

DDR2-1066

UNIT

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

Clock period jitter

tJIT(per)

-125

125

-100

100

-90

90

pS

Clock period jitter during DLL locking period

tJIT(per,lck)

-100

100

-80

80

-80

80

pS

Cycle to cycle clock period

tJIT(cc)

-250

250

-200

200

-180

180

pS

Cycle to cycle clock period jitter during DLL

locking period

tJIT(cc,lck)

-200

200

-160

160

-160

160

pS

Cumulative error across 2 cycles

tERR(2per)

-175

175

-150

150

-132

132

pS

Cumulative error across 3 cycles

tERR(3per)

-225

225

-175

175

-157

157

pS

Cumulative error across 4 cycles

tERR(4per)

-250

250

-200

200

-175

175

pS

Cumulative error across 5 cycles

tERR(5per)

-250

250

-200

200

-188

188

pS

Cumulative error across n cycles,

n = 6 ... 10, inclusive

tERR(6-10per)

-350

350

-300

300

-250

250

pS

Cumulative error across n cycles,

n = 11 ... 50, inclusive

tERR(11-50per)

-450

450

-450

450

-425

425

pS

Duty cycle jitter

tJIT(duty)

-125

125

-100

100

-75

75

pS

Definitions:

-

tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window.

tCK(avg) =















N

j

tCK

1

/ N

where

N = 200

-

tCH(avg) and tCL(avg)

tCH(avg) is defined as the average HIGH pulse width, as calculated across any consecutive 200 HIGH pulses.

tCH(avg) =















N

j

tCH

1

/ (N × tCK(avg))

where

N = 200

tCL(avg) is defined as the average LOW pulse width, as calculated across any consecutive 200 LOW pulses.

tCL(avg) =















N

j

tCL

1

/ (N × tCK(avg))

where

N = 200

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 51 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 51 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL