W9751G6KB-25 datasheet(5/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

5 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 5 -

Revision A04

3.

ORDER INFORMATION

PART NUMBER

SPEED GRADE

OPERATING TEMPERATURE

W9751G6KB-18

DDR2-1066 (7-7-7)

0°C

≤ TCASE ≤ 85°C

W9751G6KB-25

DDR2-800 (5-5-5) or DDR2-800 (6-6-6)

0°C

≤ TCASE ≤ 85°C

W9751G6KB25I

DDR2-800 (5-5-5) or DDR2-800 (6-6-6)

-40°C

≤ TCASE ≤ 95°C

W9751G6KB25A

DDR2-800 (5-5-5) or DDR2-800 (6-6-6)

-40°C

≤ TA, TCASE ≤ 95°C

W9751G6KB25K

DDR2-800 (5-5-5) or DDR2-800 (6-6-6)

-40°C

≤ TA, TCASE ≤ 105°C

W9751G6KB-3

DDR2-667 (5-5-5)

0°C

≤ TCASE ≤ 85°C

4.

KEY PARAMETERS

SYM.

SPEED GRADE

DDR2-1066

DDR2-800

DDR2-667

Bin(CL-tRCD-tRP)

7-7-7

5-5-5/6-6-6

5-5-5

Part Number Extension

-18

-25/25I/25A/25K

-3

tCK(avg)

Average clock period

@CL = 7

Min.

1.875 nS



Max.

7.5 nS



@CL = 6

Min.

2.5 nS



Max.

7.5 nS

8 nS



@CL = 5

Min.

3 nS

2.5 nS

3 nS

Max.

7.5 nS

8 nS

@CL = 4

Min.

3.75 nS

Max.

7.5 nS

8 nS

@CL = 3

Min.



5 nS

Max.



8 nS

tRCD

Active to Read/Write Command Delay Time

Min.

13.125 nS

12.5 nS

15 nS

tREFI

Average periodic

refresh Interval

-40°C

≤ TCASE ≤ 85°C

Max.

*2

7.8

μS*

2, 3

*2

0°C

≤ TCASE ≤ 85°C

7.8

μS*

1

7.8

μS*

1

7.8

μS*

1

85°C

< TCASE

≤ 95°C

3.9

μS*

4

3.9

μS*

4

3.9

μS*

4

95°C

< TCASE

≤ 105°C

*6

3.9

μS*

5

*6

tRP

Precharge to Active Command Period

Min.

13.125 nS

12.5 nS

15 nS

tRC

Active to Ref/Active Command Period

Min.

58.125 nS

57.5 nS

60 nS

tRAS

Active to Precharge Command Period

Min.

45 nS

IDD0

Operating one bank active-precharge current

Max.

105 mA

90 mA

80 mA

IDD1

Operating one bank active-read-precharge current

Max.

115mA

100 mA

90 mA

IDD4R

Operating burst read current

Max.

165 mA

140 mA

125 mA

IDD4W

Operating burst write current

Max.

200 mA

165 mA

150 mA

IDD5B

Burst refresh current

Max.

105 mA

95 mA

90 mA

IDD6

Self refresh current (TCASE

≤ 85°C)

Max.

6 mA

IDD7

Operating bank interleave read current

Max.

245 mA

200 mA

180 mA

Notes:

1.

All speed grades support 0°C

≤ TCASE ≤ 85°C with full JEDEC AC and DC specifications.

2.

For -18, -25 and -3 speed grades, -40°C

≤ TCASE < 0°C is not available.

3.

25I, 25A and 25K speed grades support -40°C

≤ TCASE ≤ 85°C with full JEDEC AC and DC specifications.

4.

For all speed grade parts, TCASE is able to extend to 95°C with doubling Auto Refresh commands in frequency to a 32 mS

period ( tREFI = 3.9 µS) and to enter to Self Refresh mode at this high temperature range via A7

“1” on EMR (2).

5.

For 25K automotive speed grade, TCASE is able to extend to 105°C with doubling Auto Refresh commands in frequency to a

32 mS period ( tREFI = 3.9 µS) and to enter to Self Refresh mode at this high temperature range via A7

“1” on EMR (2).

6.

For -18, -25, 25I, 25A and -3 speed grades, 95°C < TCASE

≤ 105°C is not available.

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 5 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 5 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL