W9751G6KB-25 datasheet(36/87 Pages) WINBOND

Part #	W9751G6KB-25

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

36 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 36 -

Revision A04

9.5

Simplified Stated Diagram

OCD

calibration

Initialization

Sequence

Self Refreshing

Refreshing

Precharge

Power

Down

Activating

Idle

All banks

Precharged

Setting

MR,EMR (1)

EMR (2)

EMR (3)

Active

Power

Down

Bank

Active

Reading

Writing

with

Auto-precharge

Precharging

Reading

with

Auto-precharge

(E)MRS

REF

SELF

CKEH

CKEL

CKEH

ACT

PRE, PREA

Read

CKEL

CKEH

CKEL

Write

WRITA

READA

Write

READA

CKEL

Autoomatic Sequence

Command Sequence

Read

CKEL

PRE

CKEL

Write

Read

CKEL

PRE, PREA

WRITA

CKEL = CKE LOW, enter Power Down

CKEH = CKE HIGH, exit Power Down

CKEH = CKE HIGH, exit Self Refresh

ACT = Activate

WRITA = Write with Auto-precharge

READA = Read with Auto-precharge

PRE = Precharge

PREA = Precharge All

(E)MRS = (Extended) Mode Register Set

SELF = Enter Self Refresh

REF = Refresh

Similar Part No. - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Winbond	W9751G6KB	1Mb / 87P	8M ??4 BANKS ??16 BIT DDR2 SDRAM
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB-25

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB-25 Datasheet(PDF) 36 Page - Winbond

W9751G6KB-25 Datasheet(HTML) 36 Page - Winbond

Similar Part No. - W9751G6KB-25

Similar Description - W9751G6KB-25

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL