Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W9751G6KB-25 Datasheet(PDF) 35 Page - Winbond

Part # W9751G6KB-25
Description  Double Data Rate architecture: two data transfers per clock cycle
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9751G6KB-25 Datasheet(HTML) 35 Page - Winbond

Back Button W9751G6KB-25 Datasheet HTML 31Page - Winbond W9751G6KB-25 Datasheet HTML 32Page - Winbond W9751G6KB-25 Datasheet HTML 33Page - Winbond W9751G6KB-25 Datasheet HTML 34Page - Winbond W9751G6KB-25 Datasheet HTML 35Page - Winbond W9751G6KB-25 Datasheet HTML 36Page - Winbond W9751G6KB-25 Datasheet HTML 37Page - Winbond W9751G6KB-25 Datasheet HTML 38Page - Winbond W9751G6KB-25 Datasheet HTML 39Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 87 page
background image
W9751G6KB
Publication Release Date: Sep. 03, 2012
- 35 -
Revision A04
Function Truth Table, continued
CURRENT
STATE
CS
RAS
CAS
WE
ADDRESS
COMMAND
ACTION
NOTES
Write
Recovering
H
X
X
X
X
DSL
NOP-> Bank active after tWR
L
H
H
H
X
NOP
NOP-> Bank active after tWR
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL
1
L
H
L
L
BA, CA, A10
WRIT/WRITA
New write
L
L
H
H
BA, RA
ACT
ILLEGAL
1
L
L
H
L
BA, A10
PRE/PREA
ILLEGAL
1
L
L
L
H
X
REF/SELF
ILLEGAL
L
L
L
L
Op-Code
MRS/EMRS
ILLEGAL
Write
Recovering
with Auto-
precharge
H
X
X
X
X
DSL
NOP-> Precharge after tWR
L
H
H
H
X
NOP
NOP-> Precharge after tWR
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL
1
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL
1
L
L
H
H
BA, RA
ACT
ILLEGAL
1
L
L
H
L
BA, A10
PRE/PREA
ILLEGAL
1
L
L
L
H
X
REF/SELF
ILLEGAL
L
L
L
L
Op-Code
MRS/EMRS
ILLEGAL
Refreshing
H
X
X
X
X
DSL
NOP-> Idle after tRC
L
H
H
H
X
NOP
NOP-> Idle after tRC
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL
L
L
H
H
BA, RA
ACT
ILLEGAL
L
L
H
L
BA, A10
PRE/PREA
ILLEGAL
L
L
L
H
X
REF/SELF
ILLEGAL
L
L
L
L
Op-Code
MRS/EMRS
ILLEGAL
Mode
Register
Accessing
H
X
X
X
X
DSL
NOP-> Idle after tMRD
L
H
H
H
X
NOP
NOP-> Idle after tMRD
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL
L
L
H
H
BA, RA
ACT
ILLEGAL
L
L
H
L
BA, A10
PRE/PREA
ILLEGAL
L
L
L
H
X
REF/SELF
ILLEGAL
L
L
L
L
Op-Code
MRS/EMRS
ILLEGAL
Notes:
1. This command may be issued for other banks, depending on the state of the banks.
2. All banks must be in
“IDLE”.
3. Read or Write burst interruption is prohibited for burst length of 4 and only allowed for burst length of 8. Burst read/write can
only be interrupted by another read/write with 4 bit burst boundary. Any other case of read/write interrupt is not allowed.
Remark: H = High level, L = Low level, X = High or Low level (
Don‟t Care), V = Valid data.


Similar Part No. - W9751G6KB-25

ManufacturerPart #DatasheetDescription
logo
Winbond
W9751G6KB WINBOND-W9751G6KB Datasheet
1Mb / 87P
   8M ??4 BANKS ??16 BIT DDR2 SDRAM
logo
Microchip Technology
W9751G6KB25I MICROCHIP-W9751G6KB25I Datasheet
1Mb / 56P
   SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM
2021
More results

Similar Description - W9751G6KB-25

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com