W9412G2IB4 datasheet(33/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

33 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 33 -

Revision A06

10.3 Read Timing (Burst Length = 4)

tIS

tIH

DA0

DA1

DA2

tCH

tCL

tCK

ADD

CMD

CLK

READ

Col

QA0

QA1

QA2

DA3

QA3

tRPRE

tDQSCK

tRPST

Postamble

Preamble

Hi-Z

tDQSQ

tQH

tAC

tLZ

tHZ

Hi-Z

DA0

DA1

DA2

QA0

QA1

QA2

DA3

QA3

tRPRE

tDQSCK

tRPST

Postamble

Preamble

Hi-Z

tDQSQ

tQH

tAC

tLZ

tHZ

Hi-Z

CAS Latency = 2

DQS

Output

(Data)

CAS Latency = 3

DQS

Output

(Data)

tIS

tIH

Notes: The correspondence of DQS0

−DQS3 to DQ. (W9412G2IB)

DQS0

DQ0

−7

DQS1

DQ8

−15

DQS2

DQ16

−23

DQS3

DQ24

−31

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 33 Page - Winbond

W9412G2IB4 Datasheet(HTML) 33 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL