Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W9412G2IB4 Datasheet(PDF) 25 Page - Winbond

Part # W9412G2IB4
Description  Double Data Rate architecture; two data transfers per clock cycle
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9412G2IB4 Datasheet(HTML) 25 Page - Winbond

Back Button W9412G2IB4 Datasheet HTML 21Page - Winbond W9412G2IB4 Datasheet HTML 22Page - Winbond W9412G2IB4 Datasheet HTML 23Page - Winbond W9412G2IB4 Datasheet HTML 24Page - Winbond W9412G2IB4 Datasheet HTML 25Page - Winbond W9412G2IB4 Datasheet HTML 26Page - Winbond W9412G2IB4 Datasheet HTML 27Page - Winbond W9412G2IB4 Datasheet HTML 28Page - Winbond W9412G2IB4 Datasheet HTML 29Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 50 page
background image
W9412G2IB
Publication Release Date: Aug. 30, 2010
- 25 -
Revision A06
9. ELECTRICAL CHARACTERISTICS
9.1 Absolute Maximum Ratings
PARAMETER
SYMBOL
RATING
UNIT
Input/Output Voltage
VIN, VOUT
-0.3 ~ VDDQ + 0.3
V
Power Supply Voltage
VDD, VDDQ
-0.3 ~ 3.6
V
Operating Temperature (-4/-5/-6)
TOPR
0 ~ 70
°C
Operating Temperature (-5I/-6I)
TOPR
-40 ~ 85
°C
Storage Temperature
TSTG
-55 ~ 150
°C
Soldering Temperature (10s)
TSOLDER
260
°C
Power Dissipation
PD
1
W
Short Circuit Output Current
IOUT
50
mA
Note: Stresses greater than those listed under ”Absolute Maximum Ratings” may cause permanent damage to the device.
This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
9.2 Recommended DC Operating Conditions
(TA = 0 to 70°C for -4/-5/-6, TA = -40 to 85°C for -5I/-6I)
SYM.
PARAMETER
MIN.
TYP.
MAX.
UNIT
NOTES
VDD
Power Supply Voltage (for -5/-5I/-6/-6I)
2.3
2.5
2.7
V
2
VDD
Power Supply Voltage (for -4)
2.4
2.5
2.6
V
2
VDDQ
I/O Buffer Supply Voltage (for -5/-5I/-6/-6I)
2.3
2.5
2.7
V
2
VDDQ
I/O Buffer Supply Voltage (for
-4)
2.4
2.5
2.6
V
2
VREF
Input reference Voltage
0.49 x VDDQ
0.50 x VDDQ
0.51 x VDDQ
V
2, 3
VTT
Termination Voltage (System)
VREF - 0.04
VREF
VREF + 0.04
V
2, 8
VIH (DC)
Input High Voltage (DC)
VREF + 0.15
-
VDDQ + 0.3
V
2
VIL (DC)
Input Low Voltage (DC)
-0.3
-
VREF - 0.15
V
2
VICK (DC)
Differential Clock DC Input Voltage
-0.3
-
VDDQ + 0.3
V
15
VID (DC)
Input Differential Voltage.
CLK and CLK inputs (DC)
0.36
-
VDDQ + 0.6
V
13, 15
VIH (AC)
Input High Voltage (AC)
VREF + 0.31
-
-
V
2
VIL (AC)
Input Low Voltage (AC)
-
-
VREF - 0.31
V
2
VID (AC)
Input Differential Voltage.
CLK and CLK inputs (AC)
0.7
-
VDDQ + 0.6
V
13, 15
VX (AC)
Differential AC input Cross Point Voltage
VDDQ/2 - 0.2
-
VDDQ/2 + 0.2
V
12, 15
VISO (AC)
Differential Clock AC Middle Point
VDDQ/2 - 0.2
-
VDDQ/2 + 0.2
V
14, 15
Notes: Undershoot Limit: VIL (min) = -1.5V with a pulse width < 5 nS
Overshoot Limit: VIH (max) = VDDQ +1.5V with a pulse width < 5 nS
VIH (DC) and VIL (DC) are levels to maintain the current logic state.
VIH (AC) and VIL (AC) are levels to change to the new logic state.


Similar Part No. - W9412G2IB4

ManufacturerPart #DatasheetDescription
logo
Winbond
W9412G2IB WINBOND-W9412G2IB Datasheet
832Kb / 50P
   1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM
More results

Similar Description - W9412G2IB4

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com