W9412G2IB4 datasheet(12/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

12 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 12 -

Revision A06

1) READA

≥ tRAS (min) – (BL/2) x tCK

Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.

2) tRCD(min)

≤ READA < tRAS(min) – (BL/2) x tCK

Data can be read with shortest latency, but the internal Precharge operation does not begin until

after tRAS (min) has completed.

This command must not be interrupted by any other command.

7.2.8

Mode Register Set Command

( RAS = “L”, CAS = “L”, WE = “L”, BA0 = “L”, BA1 = “L”, A0 to A11 = Register Data)

The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst

Length and DLL reset in the Mode Register. The default values in the Mode Register after power-

up are undefined, therefore this command must be issued during the power-up sequence. Also,

this command can be issued while all banks are in the idle state. Refer to the table for specific

codes.

7.2.9

Extended Mode Register Set Command

( RAS = “L”, CAS = “L”, WE = “L”, BA0 = “H”, BA1 = “L”, A0 to A11 = Register data)

The Extended Mode Register Set command can be implemented as needed for function

extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL

enable/disable, decoded by A0. The default value of the extended mode register is not defined;

therefore this command must be issued during the power-up sequence for enabling DLL. Refer to

the table for specific codes.

7.2.10 No-Operation Command

( RAS = “H”, CAS = “H”, WE = “H”)

The No-Operation command simply performs no operation (same command as Device Deselect).

7.2.11

Burst Read Stop Command

( RAS = “H”, CAS = “H”, WE = “L”)

The Burst stop command is used to stop the burst operation. This command is only valid during a

Burst Read operation.

7.2.12 Device Deselect Command

( CS = “H”)

The Device Deselect command disables the command decoder so that the RAS , CAS ,

WE

and Address inputs are ignored. This command is similar to the No-Operation command.

7.2.13

Auto Refresh Command

( RAS = “L”, CAS = “L”, WE = “H”, CKE = “H”, BA0, BA1, A0 to A11 = Don’t Care)

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS–

BEFORE–RAS (CBR) refresh in previous DRAM types. This command is non-persistent, so it

must be issued each time a refresh is required.

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 12 Page - Winbond

W9412G2IB4 Datasheet(HTML) 12 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL