W9412G2IB4 datasheet(7/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

7 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 7 -

Revision A06

5. BALL DESCRIPTION

BALL LOCATION PIN NAME

FUNCTION

DESCRIPTION

M4-M10, L5-L8, K5

A0

−A11

Address

Multiplexed pins for row and column address.

Row

address: A0

−A11. Column address: A0−A7. (A8 is used

for Auto-precharge)

M3, L4

BA0, BA1

Bank Address

Select bank to activate during row address latch time, or

bank to read/write during column address latch time.

A4-A9,B1,B5,B8,

B12,C1,C2,C11,C1

2,D1,D12,E1,E2,E1

1,E12,F1,F2,F11,F1

2,H1,H2,H11,H12,J

1,J2,J11,J12

DQ0

−DQ31 Data Input/ Output The DQ0−DQ31 input and output data are synchronized

with both edges of DQS.

A1,A12,G1,G12

DQS0

−DQS3

Data Strobe

DQS is Bi-directional signal. DQS is input signal during

write operation and output signal during read operation.

It is Edge-aligned with read data, Center-aligned with

write data.

M1

CS

Chip Select

Disable or enable the command decoder. When

command decoder is disabled, new command is ignored

and previous operation continues.

K1,K2,L1

RAS , CAS ,

WE

Command Inputs Command inputs (along with CS ) define the command

being entered.

A2,A11,G2,G11

DM0

−DM3

Write mask

DM is an input mask signal for writes data. When DM is

asserted “high” in burst write, the input data is masked.

DM is synchronized with both edges of DQS.

L10,L11

CLK,

CLK

Differential clock

inputs

All address and control input signals are sampled on the

crossing of the positive edge of CLK and negative edge

of CLK .

M11

CKE

Clock Enable

CKE controls the clock activation and deactivation. CKE

is synchronous for POWER-DOWN entry and exit, and

for SELF REFRESH entry CKE must be maintained high

throughout READ and WRITE accesses. Input buffers,

excluding CLK, CLK and CKE are disabled during

POWER-DOWN. Input buffers, excluding CKE are

disabled during SELF REFRESH.

M12

VREF

Reference Voltage VREF is reference voltage for inputs.

C6,C7,D3,D10,K3,K

6, K7,K10

VDD

Power ( +2.5V )

Power for logic circuit inside DDR SDRAM.

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 7 Page - Winbond

W9412G2IB4 Datasheet(HTML) 7 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL