W9412G2IB4 datasheet(6/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

6 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 6 -

Revision A06

4. BALL CONFIGURATION

12

68

510

11

9

7

4

3

M

L

A

G

E

H

C

B

D

F

J

K

DM0

NC

DQ5

VDDQ

DQ16

DQ18

DM2

DQ20

DQ23

/WE

NC

VDDQ

VSSQ

A8/AP

VSSQ

VDD

VDDQ

NC

VDDQ

VDD

CK

NC

DQ28

A7

VSSQ

VSS

VSSQ

VSS

RFU

(BA2)

VDDQ

DQ29

A6

VSSQ

VSS

RFU

(A12)

A5

DQ30

DQ31

A4

VDD

VSS

VDD

A9

VDDQ

DQ0

A3

VDD

VSS

VDD

A11

VDDQ

DQ2

A1

VSSQ

VSS

A10

A2

DQ1

DQ3

A0

VSSQ

VSS

VSSQ

VSS

BA1

VDDQ

VSSQ

BA0

VSSQ

VDD

VDDQ

NC

VDDQ

VDD

NC

DQS0

/CS

DQ6

DQ7

DQ17

DQ19

DQS2

DQ21

DQ22

/CAS

/RAS

DQ4

DM3

CKE

DQ26

VDDQ

DQ15

DQ13

DM1

DQ11

DQ9

NC

/CK

VDDQ

DQS3

VREF

DQ25

DQ24

DQ14

DQ12

DQS1

DQ10

DQ8

NC

DSF/

MCL

DQ27

NC

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 6 Page - Winbond

W9412G2IB4 Datasheet(HTML) 6 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL