W9412G2IB4 datasheet(5/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

5 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 5 -

Revision A06

3. KEY PARAMETERS

SYMBOL

DESCRIPTION

MIN./MAX.

-4

-5/-5I

-6/-6I

Min.

-

7.5 nS

CL = 2

Max.

-

12 nS

Min.

-

6 nS

CL = 2.5

Max.

-

12 nS

Min.

4 nS

5 nS

6 nS

CL = 3

Max.

12 nS

Min.

4 nS

-

tCK

Clock Cycle Time

CL = 4

Max.

12 nS

-

tRAS

Active to Precharge Command Period

Min.

40 nS

42 nS

tRC

Active to Ref/Active Command Period

Min.

48 nS

50 nS

54 nS

IDD0

Operating Current:

One Bank Active-Precharge

Max.

160 mA

150 mA

140 mA

IDD1

Operating Current:

One Bank Active-Read-Precharge

Max.

180 mA

170 mA

160 mA

IDD4R

Burst Operation Read Current

Max.

240 mA

220 mA

200 mA

IDD4W

Burst Operation Write Current

Max.

270 mA

250 mA

230 mA

IDD5

Auto Refresh Current

Max.

210 mA

200 mA

190 mA

IDD6

Self-Refresh Current

Max.

3 mA

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 5 Page - Winbond

W9412G2IB4 Datasheet(HTML) 5 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL