W9412G2IB4 datasheet(47/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

47 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 47 -

Revision A06

10.23 Auto Refresh Cycle

Note: CKE has to be kept “High” level for Auto-Refresh cycle.

10.24 Precharge/Activate Power Down Mode Entry and Exit Timing

Note:

1. If power down occurs when all banks are idle, this mode is referred to as precharge power down.

2. If power down occurs when there is a row active in any bank, this mode is referred to as active power down.

10.25 Input Clock Frequency Change during Precharge Power Down Mode Timing

NOP

DLL

RESET

NOP

CMD

200 clocks

tIS

Frequency Change

Occurs here

Minmum 2 clocks

required before

changing frequency

Stable new clock

before power down exit

CLK

CMD

CKE

tRP

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle